LB11852FV

Monolithic Digital IC For Fan Motor Single-phase Full-wave Pre-driver with Speed Control Function

Overview

The LB11852FV is a single-phase bipolar driving motor pre-driver with a speed control function based on speed feedback. With a small number of external parts, a highly efficient and very quiet variable-speed drive fan motor with low power consumption and high rotational accuracy can be implemented. The LB11852FV, integrated in a miniature package, is best suited for driving small fan motors requiring speed control.

Features

- Single-phase full-wave driving pre-driver
 - ⇒ With a PMOS-NMOS device used as the external power transistor, low saturation output and a single-phase full-wave drive enable a high-efficiency drive with low power consumption.
- Speed control circuit incorporated
 - ⇒ Compared with open-loop control, a closed-loop control function that uses speed feedback to control the speed makes it possible to improve the rotational speed accuracy and reduce the variations in the rotational speed caused by fluctuations in the supply voltage or load. The separately excited upper direct PWM method is featured as the variable speed system.
- Variable speed control is possible with external PWM input or analog voltage input
 - \Rightarrow The speed control input signal is compatible with PWM duty ratio and analog voltages.
- Soft start circuit incorporated
- Minimum speed setting pin
 - \Rightarrow The minimum speed can be set using an external resistor.
- Current limiting circuit incorporated
- \Rightarrow Chopper type current limit at startup or lock.
- Reactive current cut circuit incorporated
 - \Rightarrow Reactive current before phase changeover is cut, ensuring highly silent and low power-consumption drive.
- Automatic resetting type constraint circuit incorporated
- FG (rotational speed detection) output

ORDERING INFORMATION

See detailed ordering and shipping information on page 12 of this data sheet.



Specifications Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
V _{CC} pin maximum supply voltage	V _{CC} max		18	V
OUTN pin maximum output current	IOUTN max		20	mA
OUTP pin maximum Sink current	IOUTP max		20	mA
OUT pin output withstand voltage	VOUT max		18	V
CTL, C pin withstand voltage	CTL, C max		7	V
LIM pin withstand voltage	LIM max		7	V
FG output pin output withstand voltage	FG max		19	V
FG output current	FG max		10	mA
5VREG pin maximum output current	I5VREG max		10	mA
Allowable power dissipation	Pd max	Mounted on a specified board *1	0.8	W
Operating temperature	Topr		-30 to 95	°C
Storage temperature	Tstg		-55 to 150	°C

*1 Mounted on a specified board : 114.3mm×76.1mm×1.6mm, glass epoxy

*2 Tj max = 150°C. Use the device in a condition that the chip temperature does not exceed Tj = 150°C during operation.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Recommended Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
V _{CC} supply voltage 1	V _{CC} 1	V _{CC} pin	5.5 to 16	V
V _{CC} supply voltage 2	V _{CC} 2	V _{CC} -5VREG	4.5 to 5.5	V
CTL input voltage range	VCTL		0 to 5VREG	V
LIM input voltage range	VLIM		0 to 5VREG	V
Hall input common phase input voltage range	VICM		0.2 to 3	V

Electrical Characteristics at Ta = 25°C, V_{CC} = 12V, unless otherwise specified


Deservator	Queen had	<u>Conditions</u>		l la it		
Parameter	Symbol	Conditions	min	typ	max	Unit
Circuit current	ICC1	During drive		12	15	mA
	I _{CC} 2	During lock protection		12	15	mA
5VREG voltage	5VREG	I5VREG = 5mA	4.8	5.0	5.2	V
Current limiting voltage	VLIM		190	210	230	mV
CPWM pin H level voltage	V _{CR} H		2.8	3.0	3.2	V
CPWM pin L level voltage	VCRL		0.9	1.1	1.3	V
CPWM pin charge current	ICPWM1	V _{CPWM} = 0.5V	24	30	36	μA
CPWM pin discharge current	I _{CPWM} 2	V _{CPWM} = 3.5V	21	27	33	μA
CPWM oscillation frequency	FPWM	C = 220pF		30		kHz
CT pin H level voltage	V _{CT} H		2.8	3.0	3.2	V
CT pin L level voltage	V _{CT} L		0.9	1.1	1.3	V
CT pin charge current	ICT1	V _{CT} = 2V	1.6	2.0	2.5	μA
CT pin discharge current	I _{CT} 2	V _{CT} = 2V	0.16	0.20	0.25	μA
CT pin charge/discharge current ratio	R _{CT}	I _{CT^{1/I}CT²}	8	10	12	times
OUTN pin output H voltage	V _O NH	I _O = 10mA		V _{CC} -0.85	V _{CC} -1.0	V
OUTN pin output L voltage	V _O NL	I _O = 10mA		0.9	1.0	V
OUTP pin output L voltage	V _O PL	I _O = 10mA		0.5	0.65	V
Hall input sensitivity	VHN	IN ⁺ , IN ⁻ differential voltage (including offset and hysteresis)		±15	±25	mV


Continued on next page.

				Ratings		
Parameter	Symbol	Conditions	min	typ	max	Unit
FG output L voltage	V _{FG} L	I _{FG} = 5mA		0.15	0.30	V
FG pin leak current	IFGL	V _{FG} = 19V			30	μA
EO pin output H voltage	V _{EO} H	I _{EO} 1 = -0.2mA	VREG-1.2	VREG-0.8		V
EO pin output L voltage	VEOL	I _{EO} 1 = 0.2mA		0.8	1.1	V
RC pin output H voltage	V _{RC} H		3.2	3.45	3.7	V
RC pin output L voltage	V _{RC} L		0.7	0.8	1.05	V
RC pin clamp voltage	V _{RC} CLP		1.3	1.5	1.7	V
CTL pin input H voltage	V _{CTL} H		2.0		VREG	V
CTL pin input L voltage	VCTLL		0		1.0	V
CTL pin input open voltage	V _{CTL} O		VREG-0.5		VREG	V
CTL pin H input H current	ICTLH	V _{FG} IN = 5VREG	-10	0	10	μA
CTL pin L input L current	ICTL ^L	V _{FG} IN = 0V	-120	-90		μA
C pin output H voltage	V _С н		VREG-0.3	VREG-0.1		V
C pin output L voltage	V _C L		1.8	2.0	2.2	V
LIM pin input bias current	I _B LIM		-1		1	μA
LIM pin common phase input voltage range	VILIM		2.0		VREG	V
SOFT pin charge current	I _C SOFT		1.0	1.3	1.6	μA
SOFT pin operating voltage range	VISOFT		2.0		VREG	V

Package Dimensions

unit : mm (typ) 3360





Truth table


Lock protection CPWM = H

IN⁻	IN ⁺	СТ	OUT1P	OUT1N	OUT2P	OUT2N	FG	Mode
Н	L		L	L	OFF	Н	L	$\text{OUT1} \rightarrow \text{2 drive}$
L	Н	L	OFF	Н	L	L	OFF	$OUT2 \rightarrow 1 \text{ drive}$
н	L		OFF	L	OFF	Н	L	
L	Н	H	OFF	Н	OFF	L	OFF	Lock protection


Speed control CT = L

EO	CPWM	IN-	IN ⁺	OUT1P	OUT1N	OUT2P	OUT2N	Mode
		Н	L	L	L	OFF	Н	$\text{OUT1} \rightarrow \text{2 drive}$
L	Н	L	Н	OFF	Н	L	L	$OUT2 \rightarrow 1 \text{ drive}$
		Н	L	OFF	L	OFF	Н	December
Н	L	L	Н	OFF	Н	OFF	L	Regeneration mode


Pin Assignment



Block Diagram



Sample Application Circuit



Description of Pre-driver Bock

*1 : Power-GND wiring

The SGND is connected to the control circuit power supply system.

*2 : Power stabilization capacitor

For the power stabilization capacitor on the signal side, use a capacitor of 0.1μ F or more. Connect the capacitor between V_{CC} and GND with a thick and along the shortest possible route.

*3 : Power-side power stabilization capacitor

For the power-side power stabilization capacitor, use a capacitor of 1μ F or more. Connect the capacitor between the power-side power supply and GND with a thick and along the shortest possible route.

*4 : IN+, IN- pins

Hall signal input pins

Wiring should be short to prevent noise from being carried.

If noise is carried, insert a capacitor between the IN⁺ and IN⁻ pins.

The Hall input circuit functions as a comparator with hysteresis (15mV).

It also has a soft switch zone with $\pm 30 \text{mV}$ (input signal difference voltage).

It is also recommended that the Hall input level should be a minimum of 100mV (p-p).

*5 : CPWM pin

Pin to connect the capacitor used to generate the PWM basic frequency

Use of CP = 200pF causes oscillation at f = 30kHz, which is the basic frequency of PWM. As this is also used for the current limiter reset signal, a capacitor must be connected even if the speed is not going to be controlled.

*6 : CT pin

Pin to connect the capacitor used for lock detection

The constant-current charging and constant-current discharging circuits incorporated cause locking when the pin voltage reaches 3.0V, and releasing the lock protection when it drops to 1.0V. Connect this pin to the GND when it is not to be used (locking not necessary).

*7 : SENSE pin

Current limiter detection pin

When the pin voltage exceeds 0.21V, the current limiter is activated, and operation enters lower regeneration mode. Connect this pin to the GND when it is not to be used.

*8 : FG pin


Rotational speed detection pin


This is an open collector output that can detect the rotational speed using the FG output corresponding to the phase changeover.

Keep this pin open when it is not to be used.


Description of Speed Control Block

1. Speed control diagram






2. Timing at startup (soft start)




2. Supplementary description of operations

By inputting the duty pulses, a feedback loop is formed inside the LB11852 IC to establish the FG period (rotational speed of the motor) that corresponds to the control voltage of the pulses.



The operation inside the IC is as flows. pulse signals are created from the edges of the FG signals as shown in the figure below, and using these signals as a reference, waveforms with a pulse width determined by the CR time constant are generated using a one-shot multivibrator. These pulse waveforms are then integrated to control the duty ratio of the pre-driver output as the control voltage.




By changing the pulse width as determined by the CR time constant, the VCTL versus rotational speed slope can be adjusted as shown in the speed control diagram in the previous section.

However, since pulses that are determined by the CR time constant are used, the CR variations are output as-is as the speed control error.

4. Procedure for calculating the constant $\langle RC pin \rangle$

The slope shown in the speed control diagram is determined by the constant of the RC pin.



- Obtain the FG signal frequency fFG (Hz) at the maximum rotational speed of the motor (with two FG pulses per rotation). fFG (Hz) = 2 rpm/60 ··· (1)
- 2) Obtain the time constant of the components connected to the RC pin (use the duty ratio (example : 100% = 1.0 or 60% = 0.6) as the CTL duty ratio for achieving the maximum rotational speed).

 $R \times C = Duty ratio / (3.3 \times 1.1 \times fFG) \cdots (2)$

3) Obtain the resistance and the capacitance of the capacitor.


Based on the discharge capability of the RC pin, the capacitance of the capacitor which can be used is in the range of 0.01μ F to 0.015μ F.

Therefore, obtain the appropriate resistance from the result of (2) above using the formula in (3) or (4) below. $R = (R \times C)/0.01 \mu F \cdots$ (3) $R = (R \times C)/0.015 \mu F \cdots$ (4)

The temperature characteristics of the curve are determined by the temperature characteristics of the capacitor of the RC pin. To minimize the variations in the rotational speed caused by temperature, a capacitor with excellent temperature characteristics must be used.

$\langle LIM \text{ pin} \rangle$

The minimum speed is determined by the voltage of the LIM pin.




 Obtain the ratio of the minimum speed required to the maximum speed. Ra = Minimum/maximum speed ··· (1) In the example shown in the figure above : Ra = minimum/maximum speed = 3000/10000 = 0.3

- 2) Obtain the product of the duty ratio at which the maximum speed is achieved and the value in formula (1). Ca = Maximum speed duty ratio × Ra ··· (2)
 In the example given : Ca = maximum speed duty ratio × Ra = 0.8 × 0.3 = 0.24
- 3) Obtain the required LIM pin voltage. LIM = 5 - $(3 \times Ca) \cdots (3)$

In the example given : LIM = 5 - $(3 \times Ca) = 5 - (3 \times 0.24) \approx 4.3V$

4) Divide the resistance of 5VREG to generate the LIM voltage.

In the example given, the voltage is 4.3V so the resistance ratio is 1 : 6. The resistance is $10k\Omega$ between 5VREG and LIM and $62k\Omega$ between LIM and GND.




 $\langle C \text{ pin} \rangle$

In order to connect a capacitor capable of smoothing the pin voltage to the C pin, the correlation given in the following equation must be satisfied when f (Hz) serves as the input frequency of the CTL pin. (R is incorporated inside the IC, and it is $180 k\Omega$ (typ.).)

1/f = t < CR

The higher the capacitance of the capacitor, the slower the response to changes in the input signals.



ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LB11852FV-TLM-H	SSOP20J (225mil) (Pb-Free / Halogen Free)	2000 / Tape & Reel
LB11852FV-TLM-E	SSOP20J (225mil) (Pb-Free / Halogen Free)	2000 / Tape & Reel
LB11852FV-MPB-E	SSOP20J (225mil) (Pb-Free / Halogen Free)	90 / Fan-Fold
LB11852FV-MPB-H	SSOP20J (225mil) (Pb-Free / Halogen Free)	90 / Fan-Fold

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affimative Action Employer. This literature is subject to all applicable copyright aws and is not for resele in any manner.