











DRV5023-Q1 SLIS163G - DECEMBER 2014-REVISED MARCH 2017

# DRV5023-Q1 Automotive Digital-Switch Hall Effect Sensor

### **Features**

- Digital Unipolar-Switch Hall Sensor
- AEC-Q100 Qualified for Automotive Applications
  - Grade 1:  $T_A = -40$  to 125°C (Q, See *Device* Nomenclature)
  - Grade 0: T<sub>A</sub> = -40 to 150°C (E, See Device Nomenclature)
- Inverse Output Option (FI)
- Superior Temperature Stability
  - Sensitivity ±10% Over Temperature
- Multiple Sensitivity Options (B<sub>OP</sub> / B<sub>RP</sub>):
  - 3.5 / 2 mT (FA, FI, see Device Nomenclature)
  - 6.9 / 3.2 mT (AJ, see Device Nomenclature)
  - 14.5 / 6 mT (BI, see Device Nomenclature)
- Supports a Wide Voltage Range
  - 2.7 to 38 V
  - No External Regulator Required
- Open Drain Output (30-mA Sink)
- Fast 35-us Power-On Time
- Small Package and Footprint
  - Surface Mount 3-Pin SOT-23 (DBZ)
    - 2.92 mm  $\times$  2.37 mm
  - Through-Hole 3-Pin TO-92 (LPG)
    - $-4.00 \text{ mm} \times 3.15 \text{ mm}$

### **Protection Features**

- Reverse Supply Protection (up to –22 V)
- Supports up to 40-V Load Dump
- Output Short-Circuit Protection
- Output Current Limitation
- OUT Short to Battery Protection

# 2 Applications

- **Docking Detection**
- Door Open and Close Detection
- **Proximity Sensing**
- Valve Positioning
- **Pulse Counting**

# 3 Description

The DRV5023-Q1 device is a chopper-stabilized Hall Effect Sensor that offers a magnetic sensing solution with superior sensitivity stability over temperature and integrated protection features.

When the applied magnetic flux density exceeds the BOP threshold, the DRV5023-Q1 open-drain output goes low. The output stays low until the field decreases to less than B<sub>RP</sub>, and then the output goes to high impedance. The output current sink capability is 30 mA. A wide operating voltage range from 2.7 to 38 V with reverse polarity protection up to -22 V makes the device suitable for a wide range of automotive applications.


Internal protection functions are provided for reverse supply conditions, load dump, and output short circuit or over current.

### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
DDV/5000 O4	SOT-23 (3)	2.92 mm × 1.30 mm
DRV5023-Q1	TO-92 (3)	4.00 mm × 3.15 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# **Output State**



# **Device Packages**





# **Table of Contents**

1	Features 1	7.4 Device Functional Modes1
2	Applications 1	8 Application and Implementation 16
3	Description 1	8.1 Application Information 16
4	Revision History2	8.2 Typical Applications 16
5	Pin Configuration and Functions 4	9 Power Supply Recommendations 18
6	Specifications5	10 Layout 19
	6.1 Absolute Maximum Ratings 5	10.1 Layout Guidelines 19
	6.2 ESD Ratings	10.2 Layout Example1
	6.3 Recommended Operating Conditions 5	11 Device and Documentation Support 20
	6.4 Thermal Information5	11.1 Device Support20
	6.5 Electrical Characteristics	11.2 Documentation Support2
	6.6 Switching Characteristics	11.3 Receiving Notification of Documentation Updates 2
	6.7 Magnetic Characteristics 6	11.4 Community Resources2
	6.8 Typical Characteristics	11.5 Trademarks 2
7	Detailed Description9	11.6 Electrostatic Discharge Caution
	7.1 Overview 9	11.7 Glossary
	7.2 Functional Block Diagram9	12 Mechanical, Packaging, and Orderable
	7.3 Feature Description	Information 2

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (September 2016) to Revision G	Page
Added the output jitter parameter to the Switching Characteristics table	6
Added the Output Jitter Characteristic section	
Changes from Revision E (August 2016) to Revision F	Page
Made changes to the Power-on time in the <i>Electrical Characteristics</i> table	6
Changes from Revision D (May 2016) to Revision E	Page
• Clarified the output description for the FI device version in the Device Output se	ection 10
Added the Layout section	
Added the Receiving Notification of Documentation Updates section	21
Changes from Revision C (February 2016) to Revision D	Page
Revised preliminary limits for the FA version	6
Changes from Revision B (December 2015) to Revision C	Page
Added the FA and FI device options	1
Added the typical bandwidth value to the Magnetic Characteristics table	6

Product Folder Links: DRV5023-Q1

Submit Documentation Feedback

Copyright © 2014–2017, Texas Instruments Incorporated




Cł	nanges from Revision A (May 2015) to Revision B	Page
•	Corrected body size of SOT-23 package and SIP package name to TO-92	1
•	Added B <sub>MAX</sub> to Absolute Maximum Ratings	5
•	Removed table notes regarding testing for the operating junction temperature in Absolute Maximum Ratings	5
•	Updated package tape and reel options for M and blank	20
<u>•</u>	Added Community Resources	21
Cł	nanges from Original (December 2014) to Revision A	Page
•	Updated device status to production data	1


Product Folder Links: DRV5023-Q1



# 5 Pin Configuration and Functions

For additional configuration information, see *Device Markings* and *Mechanical, Packaging, and Orderable Information*.





### **Pin Functions**

	PIN		TYPE	DESCRIPTION
NAME	DBZ	LPG	ITPE	DESCRIPTION
GND	3	2	GND	Ground pin
OUT	2	3	Output	Hall sensor open-drain output. The open drain requires a resistor pullup.
V <sub>CC</sub>	1	1	Power	2.7 to 38 V power supply. Bypass this pin to the GND pin with a 0.01- $\mu$ F (minimum) ceramic capacitor rated for V <sub>CC</sub> .



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	V <sub>CC</sub>	-22 <sup>(2)</sup>	40	V
Power supply voltage	Voltage ramp rate ( $V_{CC}$ ), $V_{CC}$ < 5 V	Unlim	Unlimited	
	Voltage ramp rate ( $V_{CC}$ ), $V_{CC} > 5 \text{ V}$	0	2	V/µs
Output pin voltage		-0.5	40	V
Output pin reverse current during reverse supply condition		0	100	mA
Magnetic flux density, B <sub>MAX</sub>		Unlim	Unlimited	
Operating junction temperature T	Q, see Figure 26	-40	150	°C
Operating junction temperature, T <sub>J</sub>	E, see Figure 26	-40	175	
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2500	V
V <sub>(ESD)</sub> Electrostatic discharge		Charged-device model (CDM), per AEC Q100-011	±500	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Power supply voltage		2.7	38	V
Vo	Output pin voltage (OUT)		0	38	V
I <sub>SINK</sub>	Output pin current sink (O	Output pin current sink (OUT) <sup>(1)</sup>		30	mA
_	Operating ambient	Q, see Figure 26	-40	125	°C
T <sub>A</sub>	temperature	E, see Figure 26	-40	150	

<sup>(1)</sup> Power dissipation and thermal limits must be observed.

# 6.4 Thermal Information

		DRV5023-Q1			
	THERMAL METRIC <sup>(1)</sup>	DBZ (SOT-23)	LPG (TO-92)	UNIT	
		3 PINS	3 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	333.2	180	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	99.9	98.6	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	66.9	154.9	°C/W	
ΨЈТ	Junction-to-top characterization parameter	4.9	40	°C/W	
ΨЈВ	Junction-to-board characterization parameter	65.2	154.9	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> Ensured by design. Only tested to -20 V.



### 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	SUPPLIES (V <sub>CC</sub> )					
V <sub>CC</sub>	V <sub>CC</sub> operating voltage		2.7		38	V
L Operating cumply current		V <sub>CC</sub> = 2.7 to 38 V, T <sub>A</sub> = 25°C		2.7		Λ
I <sub>CC</sub>	Operating supply current	$V_{CC} = 2.7 \text{ to } 38 \text{ V}, T_A = T_{A, MAX}^{(1)}$		3	3.5	mA
	Dawar on time	AJ, BI versions		35	50	μs
t <sub>on</sub>	Power-on time	FA, FI versions		35	70	
OPEN DR	RAIN OUTPUT (OUT)	·			*	
_	FFT an anniators	$V_{CC} = 3.3 \text{ V}, I_{O} = 10 \text{ mA}, T_{A} = 25^{\circ}\text{C}$		22		0
r <sub>DS(on)</sub>	FET on-resistance	$V_{CC} = 3.3 \text{ V}, I_{O} = 10 \text{ mA}, T_{A} = 125 ^{\circ}\text{C}$		36	50	Ω
I <sub>lkg(off)</sub>	Off-state leakage current	Output Hi-Z			1	μA
PROTEC	TION CIRCUITS					
V <sub>CCR</sub>	Reverse supply voltage		-22			V
I <sub>OCP</sub>	Overcurrent protection level	OUT shorted V <sub>CC</sub>	15	30	45	mA

<sup>(1)</sup>  $T_{A, MAX}$  is 125°C for Q Grade 1 devices and 150°C for E Grade 0 devices (see Figure 26)

# 6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPEN	PEN DRAIN OUTPUT (OUT)					
t <sub>d</sub>	Output delay time	$B = B_{RP} - 10 \text{ mT to } B_{OP} + 10 \text{ mT in } 1  \mu\text{s}$		13	25	μs
t <sub>r</sub>	Output rise time (10% to 90%)	R1 = 1 k $\Omega$ , C <sub>O</sub> = 50 pF, V <sub>CC</sub> = 3.3 V		200		ns
t <sub>f</sub>	Output fall time (90% to 10%)	R1 = 1 k $\Omega$ , C <sub>O</sub> = 50 pF, V <sub>CC</sub> = 3.3 V		31		ns
t <sub>j</sub>	Output jitter	Measured from 20 000 cycles of B increasing at a rate of 50 mT/ms (see Figure 19)		±8.5		μs

# 6.7 Magnetic Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT <sup>(1)</sup>
$f_{BW}$	Bandwidth (2)		20	30		kHz
DRV5	023FA, DRV5023FI: 3.5 / 2 mT					
B <sub>OP</sub>	Operate point (see Figure 12 and Figure 13)		1.8	3.5	6.8	mΤ
$B_RP$	Release point (see Figure 12 and Figure 13)		0.5	2	4.2	mT
B <sub>hys</sub>	Hysteresis; B <sub>hys</sub> = (B <sub>OP</sub> – B <sub>RP</sub> )			1.5		mT
B <sub>O</sub>	Magnetic offset, $B_O = (B_{OP} + B_{RP}) / 2$			2.8		mT
DRV5	023AJ: 6.9 / 3.2 mT					
B <sub>OP</sub>	Operate point (see Figure 12 and Figure 13)		3	6.9	12	mΤ
$B_RP$	Release point (see Figure 12 and Figure 13)		1	3.2	5	mT
B <sub>hys</sub>	Hysteresis; B <sub>hys</sub> = (B <sub>OP</sub> – B <sub>RP</sub> )			3.7		mT
B <sub>O</sub>	Magnetic offset, $B_O = (B_{OP} + B_{RP}) / 2$			5		mT
DRV5	023BI: 14.5 / 6 mT					
B <sub>OP</sub>	Operate point (see Figure 12 and Figure 13)		6	14.5	24	mΤ
$B_RP$	Release point (see Figure 12 and Figure 13)		3	6	9	mΤ
B <sub>hys</sub>	Hysteresis; $B_{hys} = (B_{OP} - B_{RP})^{(3)}$			8.5		mT
B <sub>O</sub>	Magnetic offset, $B_O = (B_{OP} + B_{RP}) / 2$			10.3		mT

(1) 1 mT = 10 Gauss

2) Bandwidth describes the fastest changing magnetic field that can be detected and translated to the output.

(3)  $|B_{OP}|$  is always greater than  $|B_{RP}|$ .


Submit Documentation Feedback

Copyright © 2014–2017, Texas Instruments Incorporated



# 6.8 Typical Characteristics

T<sub>A</sub> > 125°C data is valid for Grade 0 devices only (E, see Figure 26)




Product Folder Links: DRV5023-Q1

# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**

T<sub>A</sub> > 125°C data is valid for Grade 0 devices only (E, see Figure 26)





# 7 Detailed Description

### 7.1 Overview


The DRV5023-Q1 device is a chopper-stabilized Hall sensor with a digital output for magnetic sensing applications. The DRV5023-Q1 device can be powered with a supply voltage between 2.7 and 38 V, and will survive -22 V reverse-battery conditions. The DRV5023-Q1 device does not operate when -22 to 2.4 V is applied to the  $V_{CC}$  pin (with respect to GND pin). In addition, the device can withstand supply voltages up to 40 V for transient durations.

The field polarity is defined as follows: a south pole near the marked side of the package is a positive magnetic field. A north pole near the marked side of the package is a negative magnetic field. The output state is dependent on the magnetic field perpendicular to the package.

For the FA, AJ, and BI device versions, a strong south pole near the marked side of the package causes the output to pull low, and the absence of a field makes the output high-impedance. The FI version has an inverted output response, where a strong south pole causes the output to be high-impedance, and the absence of a field makes the output pull low. Hysteresis is included in between the operate point and the release point to prevent toggling near the magnetic threshold.

An external pullup resistor is required on the OUT pin. The OUT pin can be pulled up to  $V_{CC}$ , or to a different voltage supply. This allows for easier interfacing with controller circuits.

### 7.2 Functional Block Diagram



Product Folder Links: DRV5023-Q1

Copyright © 2014–2017, Texas Instruments Incorporated



# 7.3 Feature Description

### 7.3.1 Field Direction Definition

A positive magnetic field is defined as a south pole near the marked side of the package as shown in Figure 11.




Figure 11. Field Direction Definition

# 7.3.2 Device Output

If the device is powered on with a magnetic field strength between  $B_{RP}$  and  $B_{OP}$ , then the device output is indeterminate and can either be Hi-Z or Low. For the FA, AJ, and BI device versions, if the field strength is greater than  $B_{OP}$ , then the output is pulled low; if the field strength is less than  $B_{RP}$ , then the output is released. For the FI device version, if the field strength is greater than  $B_{OP}$ , then the output is Hi-Z; if the field strength is less than  $B_{RP}$ , then the output is pulled Low.




Figure 12. Output State of FA, AJ, BI Versions




Figure 13. Output State of FI Version

Product Folder Links: DRV5023-Q1

Submit Documentation Feedback

Copyright © 2014–2017, Texas Instruments Incorporated



### 7.3.3 Power-On Time

After applying  $V_{CC}$  to the DRV5023-Q1 device,  $t_{on}$  must elapse before the OUT pin is valid. During the power-up sequence, the output is Hi-Z. A pulse as shown in Figure 14 and Figure 15 occurs at the end of  $t_{on}$ . This pulse can allow the host processor to determine when the DRV5023-Q1 output is valid after startup. In Case 1 (Figure 14) and Case 2 (Figure 15), the output is defined assuming a constant magnetic field B > B<sub>OP</sub> and B < B<sub>RP</sub>.




Figure 14. Case 1: Power On When  $B > B_{OP}$ 




Figure 15. Case 2: Power On When  $B < B_{RP}$ 

Copyright © 2014–2017, Texas Instruments Incorporated



If the device is powered on with the magnetic field strength  $B_{RP} < B < B_{OP}$ , then the device output is indeterminate and can either be Hi-Z or pulled low. During the power-up sequence, the output is held Hi-Z until  $t_{on}$  has elapsed. At the end of  $t_{on}$ , a pulse is given on the OUT pin to indicate that  $t_{on}$  has elapsed. After  $t_{on}$ , if the magnetic field changes such that  $B_{OP} < B$ , the output is released. Case 3 (Figure 16) and Case 4 (Figure 17) show examples of this behavior.




Figure 16. Case 3: Power On When  $B_{RP} < B < B_{OP}$ , Followed by  $B > B_{OP}$ 






Figure 17. Case 4: Power On When  $B_{RP} < B < B_{OP}$ , Followed by  $B < B_{RP}$ 



### 7.3.4 Output Stage

The DRV5023-Q1 output stage uses an open-drain NMOS, and it is rated to sink up to 30 mA of current. For proper operation, calculate the value of the pullup resistor R1 using Equation 1.

$$\frac{V_{ref} max}{30 mA} \le R1 \le \frac{V_{ref} min}{100 \mu A}$$
 (1)

The size of R1 is a tradeoff between the OUT rise time and the current when OUT is pulled low. A lower current is generally better, however faster transitions and bandwidth require a smaller resistor for faster switching.

In addition, ensure that the value of R1 > 500  $\Omega$  to ensure the output driver can pull the OUT pin close to GND.

### NOTE

 $V_{ref}$  is not restricted to  $V_{CC}$ . The allowable voltage range of this pin is specified in the *Absolute Maximum Ratings*.




Figure 18.

Select a value for C2 based on the system bandwidth specifications as shown in Equation 2.

$$2 \times f_{\text{BW}} \text{ (Hz)} < \frac{1}{2\pi \times \text{R1} \times \text{C2}}$$
 (2)

Product Folder Links: DRV5023-Q1

Most applications do not require this C2 filtering capacitor.

Submit Documentation Feedback

Copyright © 2014–2017, Texas Instruments Incorporated



### 7.3.5 Protection Circuits

The DRV5023-Q1 device is fully protected against overcurrent and reverse-supply conditions.

### 7.3.5.1 Overcurrent Protection (OCP)

An analog current-limit circuit limits the current through the FET. The driver current is clamped to  $I_{OCP}$ . During this clamping, the  $r_{DS(on)}$  of the output FET is increased from the nominal value.

### 7.3.5.2 Load Dump Protection

The DRV5023-Q1 device operates at DC  $V_{CC}$  conditions up to 38 V nominally, and can additionally withstand  $V_{CC} = 40$  V. No current-limiting series resistor is required for this protection.

### 7.3.5.3 Reverse Supply Protection

The DRV5023-Q1 device is protected in the event that the  $V_{CC}$  pin and the GND pin are reversed (up to -22 V).

### **NOTE**

In a reverse supply condition, the OUT pin reverse-current must not exceed the ratings specified in the *Absolute Maximum Ratings*.

### Table 1.

FAULT	CONDITION	DEVICE	DESCRIPTION	RECOVERY
FET overload (OCP)	P) I <sub>SINK</sub> ≥ I <sub>OCP</sub> Operating		Output current is clamped to I <sub>OCP</sub>	I <sub>O</sub> < I <sub>OCP</sub>
Load dump	38 V < V <sub>CC</sub> < 40 V	Operating	Device will operate for a transient duration	V <sub>CC</sub> ≤ 38 V
Reverse supply	-22 V < V <sub>CC</sub> < 0 V	Disabled	Device will survive this condition	V <sub>CC</sub> ≥ 2.7 V

### 7.3.5.4 Output Jitter Characteristic

The DRV5023-Q1 propagation delay is not fully consistent. If a periodic magnetic field is applied, the device introduces a small amount of jitter on the output. The  $t_j$  parameter describes this characteristic and Figure 19 shows the test waveform.




Figure 19. Test Waveform for t<sub>i</sub>

Product Folder Links: DRV5023-Q1

### 7.4 Device Functional Modes

The DRV5023-Q1 device is active only when  $V_{CC}$  is between 2.7 and 38 V.

When a reverse supply condition exists, the device is inactive.

Copyright © 2014–2017, Texas Instruments Incorporated



# 8 Application and Implementation

### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The DRV5023-Q1 device is used in magnetic-field sensing applications.

# 8.2 Typical Applications

### 8.2.1 Standard Circuit




Figure 20. Typical Application Circuit

### 8.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

**Table 2. Design Parameters** 

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE		
Supply voltage	V <sub>CC</sub>	3.2 to 3.4 V		
System bandwidth	$f_{BW}$	10 kHz		

# 8.2.1.2 Detailed Design Procedure

**Table 3. External Components** 

COMPONENT	PIN 1	PIN 2	RECOMMENDED
C1	$V_{CC}$	GND	A 0.01-μF (minimum) ceramic capacitor rated for V <sub>CC</sub>
C2	OUT	GND	Optional: Place a ceramic capacitor to GND
R1	OUT	REF <sup>(1)</sup>	Requires a resistor pullup

<sup>(1)</sup> REF is not a pin on the DRV5023-Q1 device, but a REF supply-voltage pullup is required for the OUT pin; the OUT pin may be pulled up to  $V_{CC}$ .



### 8.2.1.2.1 Configuration Example

In a 3.3-V system, 3.2 V  $\leq$  V<sub>ref</sub>  $\leq$  3.4 V. Use Equation 3 to calculate the allowable range for R1.

$$\frac{V_{ref} max}{30 mA} \le R1 \le \frac{V_{ref} min}{100 \mu A}$$
(3)

For this design example, use Equation 4 to calculate the allowable range of R1.

$$\frac{3.4 \text{ V}}{30 \text{ mA}} \le \text{R1} \le \frac{3.2 \text{ V}}{100 \text{ \muA}}$$
 (4)

Therefore:

$$113 \Omega \le R1 \le 32 k\Omega \tag{5}$$

After finding the allowable range of R1 (Equation 5), select a value between 500  $\Omega$  and 32 k $\Omega$  for R1.

Assuming a system bandwidth of 10 kHz, use Equation 6 to calculate the value of C2.


$$2 \times f_{\text{BW}} \text{ (Hz)} < \frac{1}{2\pi \times \text{R1} \times \text{C2}}$$
 (6)

For this design example, use Equation 7 to calculate the value of C2.

$$2 \times 10 \text{ kHz} < \frac{1}{2\pi \times \text{R1} \times \text{C2}}$$
 (7)

An R1 value of 10 k $\Omega$  and a C2 value less than 820 pF satisfy the requirement for a 10-kHz system bandwidth. A selection of R1 = 10 k $\Omega$  and C2 = 680 pF would cause a low-pass filter with a corner frequency of 23.4 kHz.

# 8.2.1.3 Application Curves



Product Folder Links: DRV5023-Q1

Copyright © 2014–2017, Texas Instruments Incorporated



### 8.2.2 Alternative Two-Wire Application

For systems that require minimal wire count, the device output can be connected to V<sub>CC</sub> through a resistor, and the total supplied current can be sensed near the controller.




Figure 24. 2-Wire Application

Current can be sensed using a shunt resistor or other circuitry.

# 8.2.2.1 Design Requirements

Table 4 lists the related design parameters.

**DESIGN PARAMETER** REFERENCE **EXAMPLE VALUE** Supply voltage 12 V  $V_{CC}$ **OUT** resistor R1  $1 k\Omega$ Bypass capacitor C1  $0.1 \mu F$ Current when B < BRP About 3 mA IRELEASE Current when B > BOP About 15 mA **I**OPERATE

**Table 4. Design Parameters** 

### 8.2.2.2 Detailed Design Procedure

When the open-drain output of the device is high-impedance, current through the path equals the I<sub>CC</sub> of the device (approximately 3 mA).

When the output pulls low, a parallel current path is added, equal to  $V_{CC}$  / (R1 +  $r_{DS(on)}$ ). Using 12 V and 1 k $\Omega$ , the parallel current is approximately 12 mA, making the total current approximately 15 mA.

The local bypass capacitor C1 should be at least 0.1 µF, and a larger value if there is high inductance in the power line interconnect.

# **Power Supply Recommendations**

The DRV5023-Q1 device is designed to operate from an input voltage supply (VM) range between 2.7 and 38 V. A 0.01-µF (minimum) ceramic capacitor rated for V<sub>CC</sub> must be placed as close to the DRV5023-Q1 device as possible.

Product Folder Links: DRV5023-Q1

Submit Documentation Feedback

Copyright © 2014–2017, Texas Instruments Incorporated



# 10 Layout

### 10.1 Layout Guidelines

The bypass capacitor should be placed near the DRV5023-Q1 device for efficient power delivery with minimal inductance. The external pullup resistor should be placed near the microcontroller input to provide the most stable voltage at the input; alternatively, an integrated pullup resistor within the GPIO of the microcontroller can be used.

Generally, using PCB copper planes underneath the DRV5023-Q1 device has no effect on magnetic flux, and does not interfere with device performance. This is because copper is not a ferromagnetic material. However, If nearby system components contain iron or nickel, they may redirect magnetic flux in unpredictable ways.

# 10.2 Layout Example




Figure 25. DRV5023-Q1 Layout Example

Product Folder Links: DRV5023-Q1

Copyright © 2014–2017, Texas Instruments Incorporated



# 11 Device and Documentation Support

### 11.1 Device Support

### 11.1.1 Device Nomenclature

Figure 26 shows a legend for reading the complete device name for and DRV5023-Q1 device.




Figure 26. Device Nomenclature

# 11.1.2 Device Markings




Figure 27. SOT-23 (DBZ) Package

Figure 28. TO-92 (LPG) Package

indicates the Hall effect sensor (not to scale). The Hall element is located in the center of the package with a tolerance of ±100 μm. The height of the Hall element from the bottom of the package is 0.7 mm ±50 μm in the DBZ package and 0.987 mm ±50 μm in the LPG package.

Product Folder Links: DRV5023-Q1

Submit Documentation Feedback

Copyright © 2014–2017, Texas Instruments Incorporated



# 11.2 Documentation Support

### 11.2.1 Related Documentation

For related documentation see the following:

Understanding & Applying Hall Effect Sensor Datasheets

### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

# 11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2014–2017, Texas Instruments Incorporated

www.ti.com

14-Feb-2024

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV5023AJEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	+PJAJ	Samples
DRV5023AJELPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	+PJAJ	Samples
DRV5023AJELPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	+PJAJ	Samples
DRV5023AJQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	+PKAJ	Samples
DRV5023AJQLPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	+PKAJ	Samples
DRV5023AJQLPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	+PKAJ	Samples
DRV5023BIEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	+PJBI	Samples
DRV5023BIELPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	+PJBI	Samples
DRV5023BIELPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	+PJBI	Samples
DRV5023BIQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	+PKBI	Samples
DRV5023BIQLPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	+PKBI	Samples
DRV5023BIQLPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	+PKBI	Samples
DRV5023FAEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 150	+PJFA	Samples
DRV5023FIEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 150	+PJFI	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



# PACKAGE OPTION ADDENDUM

www.ti.com 14-Feb-2024

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF DRV5023-Q1:

Catalog : DRV5023

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



www.ti.com 3-Aug-2017

# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity AO

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV5023AJEDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
										_		
DRV5023AJEDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5023AJQDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5023AJQDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5023BIEDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5023BIEDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5023BIQDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5023BIQDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5023FAEDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5023FIEDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Aug-2017




\*All dimensions are nominal

7 til dilliononono aro monima							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV5023AJEDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5023AJEDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5023AJQDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5023AJQDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5023BIEDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5023BIEDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5023BIQDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5023BIQDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5023FAEDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5023FIEDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0



SMALL OUTLINE TRANSISTOR




# NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration TO-236, except minimum foot length.

- 4. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.





TRANSISTOR OUTLINE




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


  2. This drawing is subject to change without notice.



TRANSISTOR OUTLINE



TRANSISTOR OUTLINE



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated