

# Regulator - Fixed-Output, Synchronous, TINYBOOST®, 2.5 MHz

# **FAN48611**

### Description

The FAN48611 is a low–power boost regulator designed to provide a minimum voltage regulated rail from a standard single–cell Li–Ion battery and advanced battery chemistries. Even below the minimum system battery voltage, the device maintains output voltage regulation. The combination of built–in power transistors, synchronous rectification, and low supply current suit the FAN48611 for battery–powered applications.

The FAN48611 is available in a 9-bump, 0.4 mm pitch, Wafer-Level Chip-Scale Package (WLCSP).

#### **Features**

- Input Voltage Range: 2.7 V to 4.8 V
- Output Voltage: 5.25 V
- 350 mA Maximum Output Current
- Internal Synchronous Rectification
- True Load Disconnect
- Short-Circuit Protection
- 9-Bump, 1.215 mm x 1.215 mm, 0.4 mm Pitch, WLCSP
- Three External Components: 2012 1 μH Inductor, 0402 Case Size Input / Output Capacitors
- This Device is Pb-Free, Halide Free and is RoHS Compliant

# **Applications**

- Class-D Audio Amplifier and USB OTG Supply
- Boost for Low-Voltage Li-Ion Batteries
- Smart Phones, Tablets, Portable Devices, and Wearables



# **MARKING DIAGRAM**

KH&K &2&Z O

KH = Specific Device Code

&K = 2-Digits Lot Run Traceability Code

&2 = 2-Digit Date Code

&Z = Assembly Plant Code

# TYPICAL APPLICATION




Figure 1. Typical Application

# **ORDERING INFORMATION**

See detailed ordering and shipping information on page 10 of this data sheet.

# **BLOCK DIAGRAM**




Figure 2. IC Block Diagram

**Table 1. Recommended Components** 

Component	Description	Vendor	Parameter	Тур.	Unit
L1	2012, 1.9 A, 0.6 mm Max. Height	PIXC20120F1R0MDR	12 V	1	μН
			DCR (Series R)	175	mΩ
CIN	20%, 6.3 V, X5R, 0402	C1005X5R0J106M050BC TDK	, CC	10	μF
COUT	20%, 6.3 V, X5R, 0402	C1005X5R0J106M050BC TDK	<i>M</i> , c	10	μF
· C	VOUT VIN A1 A2 A3  SW EN B1 B2 B3  PGND AGND C1 C2 C3	CONFIGURATION  (A3)  (B3)  (C3)	(A2) (A1) (B2) (B1) (C2) (C1)		




Figure 3. Top View




Figure 4. Bottom View

# **PIN DEFINITIONS**

Pin #	Name	Description			
A1, A2	VOUT	Output Voltage. This pin is the output voltage terminal; connect directly to COUT.			
A3	VIN	Input Voltage. Connect to the Li-Ion battery input power source and the bias supply for the gate drivers.			
B1, B2	SW	Switching Node. Connect to inductor.			
В3	EN	Enable. When this pin is HIGH, the circuit is enabled. Connection to a logic voltage of 1.8 V and delivery voltage after UVLO typical voltage of 2.2 V is recommended.			
C1, C2	PGND	<i>Power Ground</i> . This is the power return for the IC. C <sub>OUT</sub> capacitor should be returned with the shortest path possible to these pins.			
C3	AGND	Analog Ground. This is the signal ground reference for the IC. All voltage levels are measured with respect to this pin. Connect to PGND at a single point.			

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parai	neter	Min	Max	Unit
V <sub>IN</sub>	Voltage on VIN Pin		-0.3	6.0	V
V <sub>OUT</sub>	Voltage on VOUT Pin		-0.3	6.0	V
V <sub>SW</sub>	Voltage on SW Node	Voltage on SW Node DC		6.0	V
	Transient: 10 ns, 3 MHz			8.0	
V <sub>CC</sub>	Voltage on Other Pins			6.0 (Note 1)	V
ESD	Electrostatic Discharge Protection Level	Human Body Model, ANSI/ESDA/JEDEC JS-001-2012	2	2	kV
		Charged Device Model per JESD22-C101	2	2	
TJ	Junction Temperature		-40	+150	°C
T <sub>STG</sub>	Storage Temperature		-65	+150	°C
TL	Lead Soldering Temperature, 10 Seconds		1	+260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# RECOMMENDED OPERATING CONDITIONS

Symbol		Parameter		Min	Max	Unit
V <sub>IN</sub>	Supply Voltage		50r	2.7	4.8	V
I <sub>OUT</sub>	Maximum Output Current		10 0	350	_	mA
T <sub>A</sub>	Ambient Temperature		INDE OF	<b>-4</b> 0	+85	°C
$T_J$	Junction Temperature		IEM JIK OR	-40	+125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

**THERMAL PROPERTIES** (Junction–to–ambient thermal resistance is a function of application and board layout. This data is measured with four– layer 2s2p boards with vias in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature, T<sub>J(max)</sub>, at a given ambient temperature, T<sub>A</sub>.)

Symbol	Characteristic	Value	Unit
$\Theta_{JA}$	Junction-to-Ambient Thermal Resistance	50	°C/W
<	HIS DEVILO PLESES		

<sup>1.</sup> Lesser of 6.0 V or  $V_{IN}$  + 0.3 V.

ELECTRICAL CHARACTERISTICS (Recommended operating conditions, unless otherwise noted, circuit per Figure 1, VOUT= 5.25 V, VIN = 2.7 V to 4.8 V, and TA = -40°C to 85°C. Typical values are given VIN = 3.7 V and TA = 25°C.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
POWER SUP	PPLY					
IQ	V <sub>IN</sub> Quiescent Current	V <sub>IN</sub> = 3.7 V, I <sub>OUT</sub> = 0, EN = V <sub>IN</sub>	_	90	140	μΑ
		Shutdown: EN = 0, V <sub>IN</sub> = 3.7 V, V <sub>OUT</sub> = 0 V	-	2.7	10.0	
V <sub>UVLO</sub>	Under-Voltage Lockout	V <sub>IN</sub> Rising	-	2.2	2.3	V
V <sub>UVLO_HYS</sub>	Under-Voltage Lockout Hysteresis		-	150	-	mV
INPUTS						
V <sub>IH</sub>	Enable HIGH Voltage		1.2	_	-	V
V <sub>IL</sub>	Enable LOW Voltage		-	-	0.4	V
I <sub>PD</sub>	Current Sink Pull-Down	EN Pin, Logic HIGH	-	100		nA
R <sub>LOW</sub>	Low-State Active Pull-Down	EN Pin, Logic LOW	200	300	400	kΩ
OUTPUTS					S	
$V_{REG}$	Output Voltage Accuracy DC (Note 2)	Referred to V <sub>OUT</sub>	-2	-6	4	%
I <sub>LK_OUT</sub>	VIN-to-VOUT Leakage Current	V <sub>OUT</sub> = 0, EN = 0, V <sub>IN</sub> = 2.7 V	_	10,	1	μΑ
I <sub>LK</sub>	VOUT-to-VIN Reverse Leakage Current	$V_{OUT}$ = 5.3 V, EN = 0, $V_{IN}$ = 2.7 V	NE	_	3.5	μΑ
V <sub>RIPPLE</sub>	Output Ripple (Note 3)	0 mA to 300 mA	10-	30	-	mV
V <sub>TRLOAD</sub>	Load Transient (Note 3)	$I_{LOAD} = 0 \text{ mA} <> 120 \text{ mA}, t_R = t_F = 1 \mu s$	67,	±30	-	
		$I_{LOAD} = 0 \text{ mA} <> 285 \text{ mA}, t_R = t_F = 8 \mu \text{s}$	1-D	±90	-	mV
V <sub>TRLINE</sub>	Line Transient (Note 3)	$V_{IN} = 3.2 \text{ V} <> 3.9 \text{ V}, V_{LOAD} = 120 \text{ mA}, \\ t_{Pl} = t_{Fl} = 7  \mu\text{s}$	$5\overline{\mu_{II}}$ ,	±50	_	mV
η	Efficiency (Note 3)	$V_{IN} = 3 \text{ V, } I_{LOAD} = 5 \text{ mA}$	-	85	-	%
		V <sub>IN</sub> = 3 V, I <sub>LOAD</sub> = 200 mA	-	90	-	
	.694	V <sub>IN</sub> = 3.6 V, I <sub>LOAD</sub> = 200 mA	-	91	-	
	10'	V <sub>IN</sub> = 3.6 V, I <sub>LOAD</sub> = 300 mA	-	92	-	
TIMING	15 6	EZA				
$f_{SW}$	Switching Frequency	$V_{IN} = 3.6 \text{ V}, V_{OUT} = 5.25 \text{ V}, I_{LOAD} = 300 \text{ mA}$	2.0	2.5	3.0	MHz
t <sub>SS</sub>	Soft-Start EN HIGH to Regulation (Note 3)	$V_{IN}$ = 3.0 V, $V_{OUT}$ = 5.25 V, $I_{LOAD}$ = 0 mA, $C_{OUT}$ = 3 x 10 $\mu F$	_	1000	-	μs
I <sub>SS</sub>	Input Peak Current		-	90	200	mA
t <sub>RST</sub>	FAULT Restart Timer (Note 3)		-	20	-	ms
POWER STA	GE					
R <sub>DS(ON)N</sub>	N-Channel Boost Switch R <sub>DS(ON)</sub>	V <sub>IN</sub> = 3.6 V, V <sub>OUT</sub> = 5.25 V	_	80	130	mΩ
R <sub>DS(ON)P</sub>	P-Channel Sync. Rectifier R <sub>DS(ON)</sub>	V <sub>IN</sub> = 3.6 V, V <sub>OUT</sub> = 5.25 V	-	65	115	mΩ
I <sub>V_LIM</sub>	Boost Valley Current Limit	V <sub>OUT</sub> = 5.25 V	-	750	-	mA
I <sub>V_LIM_SS</sub>	Boost Soft-Start Valley Current Limit	V <sub>IN</sub> < V <sub>OUT</sub> < V <sub>OUT_TARGET</sub>	-	375	_	Α
T <sub>150T</sub>	Over-Temperature Protection (OTP)		-	150	_	°C
T <sub>150H</sub>	OTP Hysteresis		-	20	_	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. DC  $I_{LOAD}$  from 0 to 0.35 A.  $V_{OUT}$  measured from mid–point of output voltage ripple. Effective capacitance of  $C_{OUT} \ge 6~\mu F$ .

3. Guaranteed by design and characterization; not tested in production.

# TYPICAL PERFORMANCE CHARACTERISTICS

(Unless otherwise specified;  $V_{IN}$  = 3.6 V,  $V_{OUT}$  = 5.25 V,  $T_A$  = 25°C, and circuit according to Figure 1.)





Figure 5. Quiescent Current vs. Input Voltage and Temperature

Figure 6. Shutdown Current vs. Load Voltage and Temperature







Figure 7. Efficiency vs. Load Current and Input Voltage

Figure 8. Efficiency vs. Load Current and Temperature







Figure 9. Output Regulation vs. Load Current and Input Voltage

Figure 10. Output Regulation vs. Load Current and Temperature

# TYPICAL PERFORMANCE CHARACTERISTICS


(Unless otherwise specified;  $V_{IN}$  = 3.6 V,  $V_{OUT}$  = 5.25 V,  $T_A$  = 25°C, and circuit and components according to Figure 1.)



3,000
2,500
2,500
1,500
1,500
-2,7 VIN
-3,0 VIN
-3,6 VIN
-4,2 VIN

Figure 11. Output Ripple vs. Load Current and Input Voltage

Figure 12. Switching Frequency vs. Load Current and Temperature







Figure 13. Startup, No Load

Figure 14. Overload Protection






Figure 15. Load Transient, 0 <-->120 mA, 1 µs Edge

Figure 16. Load Transient, 0 <--> 285 mA, 8 µs Edge

# TYPICAL PERFORMANCE CHARACTERISTICS

(Unless otherwise specified;  $V_{IN} = 3.6 \text{ V}$ ,  $V_{OUT} = 5.25 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ , and circuit and components according to Figure 1.)



#### **FUNCTIONAL DESCRIPTION**

FAN48611 is a synchronous boost regulator, typically operating at 2.5 MHz in Continuous Conduction Mode (CCM), which occurs at moderate to heavy load current and low  $V_{\rm IN}$  voltage.

**Table 2. OPERATING MODES** 

Mode	Description	Invoked When:
LIN	Linear Startup	V <sub>IN</sub> > V <sub>OUT</sub>
SS	Boost Soft-Start	V <sub>IN</sub> < V <sub>OUT</sub> < V <sub>OUT</sub> (TARGET)
BST	Boost Mode	V <sub>OUT</sub> = V <sub>OUT(TARGET)</sub>

# **Boost Mode Regulation**

The current-mode modulator achieves excellent transient response and smooth transitions between CCM and DCM operation. During CCM operation, the device maintains a switching frequency of about 2.5 MHz. In light-load operation (DCM), frequency is naturally reduced to maintain high efficiency.

# Startup and Shutdown

When EN is LOW, all bias circuits are off and the regulator enters Shutdown Mode. During shutdown, current flow is prevented from VIN to VOUT, as well as reverse flow from VOUT to VIN. It is recommended to keep load current draw below 50 mA until the device successfully executes startup. Table 3 describes the startup sequence.

**Table 3. BOOST STARTUP SEQUENCE** 

Start Mode	Entry	Exit	End Mode	Timeout (μs)
LIN1	V <sub>IN</sub> > V <sub>UVLO</sub> , EN=1	V <sub>OUT</sub> > V <sub>IN</sub> -300 mV	SS	
		TIMEOUT	LIN2	512
LIN2	LIN1 Exit	V <sub>OUT</sub> ≯ V <sub>IN</sub> –300 mV	SS	_
	150	TIMEOUT	FAULT	1024
SS	LIN1 or LIN2 Exit	V <sub>OUT</sub> = V <sub>OUT(TARGET)</sub>	BST	-
		OVERLOAD TIMEOUT	FAULT	64

#### **LIN Mode**

When EN is HIGH and  $V_{IN} > V_{UVLO}$ , the regulator attempts to bring VOUT within 300 mV of  $V_{IN}$  using the

internal fixed-current source from VIN (Q2). The current is limited to the I<sub>ss</sub> set point, which is typically 90 mA. The linear charging current is limited to a maximum of 200 mA to prevent any "brownout" situations where the system voltage drops too low.

During LIN1 Mode, if  $V_{OUT}$  reaches  $V_{IN}$ \_300 mV, SS Mode is initiated. Otherwise, LIN1 Mode expires after 512  $\mu$ s and LIN2 Mode is entered.

In LIN2 Mode, the current source is equal to LIN1 current source  $I_{ss}$ , typically 90 mA. If  $V_{OUT}$  fails to reach  $V_{IN}$ \_300 mV after 1024  $\mu s$ , a fault condition is declared and the device waits 20 ms ( $t_{RST}$ ) to attempt an automatic restart.

# Soft-Start (SS) Mode

Upon the successful completion of LIN Mode (VOUT  $\geq$  V<sub>IN</sub>\_300 mV), the regulator begins switching with boost pulses current limited to 50% of nominal level.

During SS Mode, if VOUT fails to reach regulation during the SS ramp sequence for more than 64  $\mu$ s, a fault is declared. If a large  $C_{OUT}$  is used, the reference is automatically stepped slower to avoid excessive input current draw.

# **Boost (BST) Mode**

This is a normal operating mode of the regulator.

# Fault State

The regulator enters Fault State under any of the following conditions:

- V<sub>OUT</sub> fails to achieve the voltage required to advance from LIN Mode to SS Mode.
- V<sub>OUT</sub> fails to achieve the voltage required to advance from SS Mode to BST Mode.
- Boost current limit triggers for 2 ms during BST Mode.
- V<sub>IN</sub> V<sub>OUT</sub> > 300 mV; this fault can occur only after successful completion of the soft-start sequence.
- $V_{IN} < V_{UVLO}$ .

Once a fault is triggered, the regulator stops switching and presents a high-impedance path between VIN and VOUT. After 20 ms, automatic restart is attempted.

# Over-Temperature

The regulator shuts down if the die temperature exceeds 150°C. Restart occurs when the IC has cooled by approximately 20°C.

# APPLICATION INFORMATION

# Output Capacitance (COUT)

The effective capacitance (C<sub>EFF</sub> (Note 4)) of small, high-value ceramic capacitors decreases as the bias voltage increases, as illustrated in Figure 18.




Figure 18.  $C_{EFF}$  for 10  $\mu$ F, 0402, X5R, 6.3 V-Rated Capacitor (TDK C1005X5R0J106M050BC)

FAN48611 is guaranteed for stable operation with the minimum value of  $C_{EFF}$  ( $C_{EFF(MIN)}$ ) outlined in Table 4.

Table 4. MINIMUM C<sub>EFF</sub> REQUIRED FOR STABILITY

Ор	C <sub>EFF(MIN)</sub>		
V <sub>OUT</sub> (V)	V <sub>IN</sub> (V)	I <sub>LOAD</sub> (mA)	(μF)
5.25	2.7 to 4.8	0 to 350	6.0

4. C<sub>EFF</sub> varies by manufacturer, capacitor material, and case size.

# **Inductor Selection**

Recommended nominal inductance value is 1  $\mu$ H. The FAN48611 employs valley-current limiting, so peak inductor current can reach 1.2 A for a short duration during

overload conditions. Saturation causes the inductor current ripple to increase under high loading, as only the valley of the inductor current ripple is controlled.

# Startup

Input current limiting is active during soft–start, which limits the current available to charge  $C_{OUT}$  and any additional capacitance on the  $V_{OUT}$  line. If the output fails to achieve regulation within the limits described in the Soft–Start section above, a fault occurs, causing the circuit to shut down. It waits about 20 ms before attempting a restart. If the total combined output capacitance is very high, the circuit may not start on the first attempt, but eventually achieves regulation if no load is present. If a high current load and high capacitance are both present during soft–start, the circuit may fail to achieve regulation and continually attempt soft–start, only to have the output capacitance discharged by the load when in Fault State.

# **Output Voltage Ripple**

Output voltage ripple is inversely proportional to  $C_{OUT}$ . During  $t_{ON}$ , when the boost switch is on, all load current is supplied by  $C_{OUT}$ .

$$V_{RIPPLE(P-P)} = t_{ON} \cdot \frac{I_{LOAD}}{C_{OUT}}$$
 (eq. 1)

and

$$t_{ON} = t_{SW} \cdot D = t_{SW} \cdot \left(1 - \frac{V_{IN}}{V_{OUT}}\right)$$
 (eq. 2)

therefore:

$$V_{RIPPLE(P-P)} = t_{SW} \cdot \left(1 - \frac{V_{IN}}{V_{OUT}}\right) \cdot \frac{I_{LOAD}}{C_{OUT}}$$
 (eq. 3)

$$t_{SW} = \frac{1}{f_{SW}} \tag{eq. 4}$$

The maximum  $V_{RIPPLE}$  occurs when  $V_{IN}$  is minimum and  $I_{LOAD}$  is maximum. For better ripple performance, more output capacitance can be added.

# Layout Recommendations

The layout recommendations below highlight various top-copper pours by using different colors.

To minimize spikes at VOUT, C<sub>OUT</sub> must be placed as close as possible to PGND and VOUT, as shown below.

For best thermal performance, maximize the pour area for all planes other than SW. The ground pour, especially, should fill all available PCB surface area and be tied to internal layers with a cluster of thermal vias.




Figure 19. Layout Recommendation

# **ORDERING INFORMATION**


Part Number	Device Marking	V <sub>OUT</sub>	Operating Temperature	Package	Packing Method <sup>†</sup>
FAN48611UC53X	KH	5.25 V	−40 to 85°C	WLCSP9 1.215x1.215x0.581 (Pb-Free and Halide Free)	3000 / Tape and Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

The table below pertains to the Package Information on the following page.

Table 5. PRODUCT-SPECIFIC PACKAGE DIMENSIONS

D	D E		Υ
1.215 ±0.030 mm	1.215 ±0.030 mm	0.2075 mm	0.2075 mm




TINYBOOST is registered trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.








# WLCSP9 1.215x1.215x0.581 CASE 567QW **ISSUE B**

**DATE 24 FEB 2023** 










#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
- COPLANARITY APPLIES TO THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- DATUM C, THE SEATING PLANE, IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- DIMENSION & IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER PARALLEL TO DATUM C.

	MILLIMETERS				
DIM	MIN.	N□M.	MAX.		
Α	0.542	0.581	0.620		
A1	0.183	0.203	0.223		
A2	0.335	0.353	0.371		
A3	0.022	0.025	0.027		
b	0.24	0.26	0.28		
D	1.185	1.215	1.245		
E	1.185	1.215	1.245		
е	0.400 BSC				
X	0.208 REF				
Υ	C	.208 REI	-		



For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

DOCUMENT NUMBER:	98AON13355G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	WLCSP9 1.215x1.215x0.581		PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves brisefin and of 160 m are trademarked so defined values of services and of the confined values and of the values of the confined values and of the values of the confined values and of the values of the special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

