



Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

72-Mbit (2M × 36/4M × 18/1M × 72) Pipelined SRAM with NoBL™ Architecture

Features

- Pin-compatible and functionally equivalent to ZBT™
- Supports 200-MHz bus operations with zero wait states
 - Available speed grades are 200 and 167 MHz
- Internally self-timed output buffer control to eliminate the need to use asynchronous OE
- Fully registered (inputs and outputs) for pipelined operation
- Byte write capability
- Single 2.5 V power supply
- 2.5 V I/O supply (V_{DDQ})
- Fast clock-to-output times
 - 3.0 ns (for 200-MHz device)
- Clock enable ($\overline{\text{CEN}}$) pin to suspend operation
- Synchronous self-timed writes
- CY7C1470V25 available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non Pb-free 165-ball FBGA package. CY7C1472V25 available in JEDEC-standard Pb-free 100-pin TQFP. CY7C1474V25 available in Pb-free and non Pb-free 209-ball FBGA package
- IEEE 1149.1 JTAG boundary scan compatible
- Burst capability – linear or interleaved burst order
- “ZZ” sleep mode option and stop clock option

Functional Description

The CY7C1470V25/CY7C1472V25/CY7C1474V25 are 2.5 V, 2M × 36/4M × 18/1M × 72 synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL™) logic, respectively. They are designed to support unlimited true back-to-back read/write operations with no wait states. The CY7C1470V25/CY7C1472V25/CY7C1474V25 are equipped with the advanced (NoBL) logic required to enable consecutive read/write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data in systems that require frequent write/read transitions. The CY7C1470V25/CY7C1472V25/CY7C1474V25 are pin-compatible and functionally equivalent to ZBT devices.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the clock enable ($\overline{\text{CEN}}$) signal, which when deasserted suspends operation and extends the previous clock cycle. Write operations are controlled by the Byte Write Selects (BW_a – BW_h for CY7C1474V25, BW_a – BW_d for CY7C1470V25 and BW_a – BW_b for CY7C1472V25) and a write enable ($\overline{\text{WE}}$) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous chip enables ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$) and an asynchronous output enable ($\overline{\text{OE}}$) provide for easy bank selection and output tri-state control. In order to avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.


For a complete list of related documentation, click [here](#).

Selection Guide


Description	200 MHz	167 MHz	Unit
Maximum access time	3.0	3.4	ns
Maximum operating current	450	400	mA
Maximum CMOS standby current	120	120	mA

Errata: For information on silicon errata, see [Errata on page 36](#). Details include trigger conditions, devices affected, and proposed workaround


Logic Block Diagram – CY7C1470V25



Logic Block Diagram – CY7C1472V25



Logic Block Diagram – CY7C1474V25




Contents

Pin Configurations	6	Scan Register Sizes	22
Pin Definitions	9	Instruction Codes	22
Functional Overview	11	Boundary Scan Exit Order	23
Single Read Accesses	11	Boundary Scan Exit Order	24
Burst Read Accesses	11	Maximum Ratings	25
Single Write Accesses	11	Operating Range	25
Burst Write Accesses	12	Electrical Characteristics	25
Sleep Mode	12	Capacitance	26
Linear Burst Address Table	12	Thermal Resistance	26
Interleaved Burst Address Table	12	AC Test Loads and Waveforms	27
ZZ Mode Electrical Characteristics	12	Switching Characteristics	28
Truth Table	13	Switching Waveforms	29
Partial Truth Table for Read/Write	14	Ordering Information	31
Partial Truth Table for Read/Write	15	Ordering Code Definitions	31
Partial Truth Table for Read/Write	15	Package Diagrams	32
IEEE 1149.1 Serial Boundary Scan (JTAG)	16	Acronyms	35
Disabling the JTAG Feature	16	Document Conventions	35
Test Access Port (TAP)	16	Units of Measure	35
PERFORMING A TAP RESET	16	Errata	36
TAP REGISTERS	16	Part Numbers Affected	36
TAP Instruction Set	16	Product Status	36
TAP Controller State Diagram	18	Ram9 NoBL ZZ Pin Issues Errata Summary	36
TAP Controller Block Diagram	19	Document History Page	37
TAP Timing	19	Sales, Solutions, and Legal Information	41
TAP AC Switching Characteristics	20	Worldwide Sales and Design Support	41
2.5 V TAP AC Test Conditions	20	Products	41
2.5 V TAP AC Output Load Equivalent	20	PSoC® Solutions	41
TAP DC Electrical Characteristics		Cypress Developer Community	41
and Operating Conditions	21	Technical Support	41
Identification Register Definitions	22		

Pin Configurations

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout ^[1]



Note

1. **Errata:** The ZZ pin (Pin 64) needs to be externally connected to ground. For more information, see [Errata on page 36](#).

Pin Configurations *(continued)*

Figure 2. 165-ball FBGA (15 × 17 × 1.4 mm) pinout ^[2]

CY7C1470V25 (2M × 36)

	1	2	3	4	5	6	7	8	9	10	11
A	NC/576M	A	$\overline{CE}_1$	$\overline{BW}_c$	$\overline{BW}_b$	$\overline{CE}_3$	$\overline{CEN}$	ADV/LD	A	A	NC
B	NC/1G	A	CE2	$\overline{BW}_d$	$\overline{BW}_a$	CLK	$\overline{WE}$	$\overline{OE}$	A	A	NC
C	DQP _c	NC	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	DQP _b
D	DQ _c	DQ _c	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _b	DQ _b
E	DQ _c	DQ _c	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _b	DQ _b
F	DQ _c	DQ _c	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _b	DQ _b
G	DQ _c	DQ _c	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _b	DQ _b
H	NC	NC	NC	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	NC	NC	ZZ
J	DQ _d	DQ _d	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _a	DQ _a
K	DQ _d	DQ _d	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _a	DQ _a
L	DQ _d	DQ _d	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _a	DQ _a
M	DQ _d	DQ _d	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _a	DQ _a
N	DQP _d	NC	V _{DDQ}	V _{SS}	NC	NC	NC	V _{SS}	V _{DDQ}	NC	DQP _a
P	NC/144M	A	A	A	TDI	A1	TDO	A	A	A	NC/288M
R	MODE	A	A	A	TMS	A0	TCK	A	A	A	A

Note

2. **Errata:** The ZZ ball (H11) needs to be externally connected to ground. For more information, see [Errata on page 36](#).

Pin Configurations *(continued)*

Figure 3. 209-ball FBGA (14 × 22 × 1.76 mm) pinout ^[3]

CY7C1474V25 (1M × 72)

	1	2	3	4	5	6	7	8	9	10	11
A	DQg	DQg	A	CE ₂	A	ADV/LD	A	CE ₃	A	DQb	DQb
B	DQg	DQg	BWS _c	BWS _g	NC	WE	A	BWS _b	BWS _f	DQb	DQb
C	DQg	DQg	BWS _h	BWS _d	NC/576M	CE ₁	NC	BWS _e	BWS _a	DQb	DQb
D	DQg	DQg	V _{SS}	NC	NC/1G	OE	NC	NC	V _{SS}	DQb	DQb
E	DQPg	DQPc	V _{DDQ}	V _{DDQ}	V _{DD}	V _{DD}	V _{DD}	V _{DDQ}	V _{DDQ}	DQPf	DQPb
F	DQc	DQc	V _{SS}	V _{SS}	V _{SS}	NC	V _{SS}	V _{SS}	V _{SS}	DQf	DQf
G	DQc	DQc	V _{DDQ}	V _{DDQ}	V _{DD}	NC	V _{DD}	V _{DDQ}	V _{DDQ}	DQf	DQf
H	DQc	DQc	V _{SS}	V _{SS}	V _{SS}	NC	V _{SS}	V _{SS}	V _{SS}	DQf	DQf
J	DQc	DQc	V _{DDQ}	V _{DDQ}	V _{DD}	NC	V _{DD}	V _{DDQ}	V _{DDQ}	DQf	DQf
K	NC	NC	CLK	NC	V _{SS}	CEN	V _{SS}	NC	NC	NC	NC
L	DQh	DQh	V _{DDQ}	V _{DDQ}	V _{DD}	NC	V _{DD}	V _{DDQ}	V _{DDQ}	DQa	DQa
M	DQh	DQh	V _{SS}	V _{SS}	V _{SS}	NC	V _{SS}	V _{SS}	V _{SS}	DQa	DQa
N	DQh	DQh	V _{DDQ}	V _{DDQ}	V _{DD}	NC	V _{DD}	V _{DDQ}	V _{DDQ}	DQa	DQa
P	DQh	DQh	V _{SS}	V _{SS}	V _{SS}	ZZ	V _{SS}	V _{SS}	V _{SS}	DQa	DQa
R	DQPd	DQPh	V _{DDQ}	V _{DDQ}	V _{DD}	V _{DD}	V _{DD}	V _{DDQ}	V _{DDQ}	DQPa	DQPe
T	DQd	DQd	V _{SS}	NC	NC	MODE	NC	NC	V _{SS}	DQe	DQe
U	DQd	DQd	NC/144M	A	A	A	A	A	NC/288M	DQe	DQe
V	DQd	DQd	A	A	A	A1	A	A	A	DQe	DQe
W	DQd	DQd	TMS	TDI	A	A0	A	TDO	TCK	DQe	DQe

Note

3. **Errata:** The ZZ ball (P6) needs to be externally connected to ground. For more information, see [Errata on page 36](#).

Pin Definitions

Pin Name	I/O Type	Pin Description
A ₀ , A ₁ , A	Input-synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK.
$\overline{BW}_a$, $\overline{BW}_b$, $\overline{BW}_c$, $\overline{BW}_d$, $\overline{BW}_e$, $\overline{BW}_f$, $\overline{BW}_g$, $\overline{BW}_h$	Input-synchronous	Byte write select inputs, active LOW. Qualified with $\overline{WE}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK. $\overline{BW}_a$ controls DQ _a and DQP _a , $\overline{BW}_b$ controls DQ _b and DQP _b , $\overline{BW}_c$ controls DQ _c and DQP _c , $\overline{BW}_d$ controls DQ _d and DQP _d , $\overline{BW}_e$ controls DQ _e and DQP _e , $\overline{BW}_f$ controls DQ _f and DQP _f , $\overline{BW}_g$ controls DQ _g and DQP _g , $\overline{BW}_h$ controls DQ _h and DQP _h .
$\overline{WE}$	Input-synchronous	Write enable input, active LOW. Sampled on the rising edge of CLK if $\overline{CEN}$ is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input-synchronous	Advance/load input used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	Input-clock	Clock input. Used to capture all synchronous inputs to the device. CLK is qualified with $\overline{CEN}$. CLK is only recognized if CEN is active LOW.
CE ₁	Input-synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE ₂ and CE ₃ to select/deselect the device.
CE ₂	Input-synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and CE ₃ to select/deselect the device.
$\overline{CE}_3$	Input-synchronous	Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and CE ₂ to select/deselect the device.
OE	Input-asynchronous	Output enable, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state and when the device has been deselected.
$\overline{CEN}$	Input-synchronous	Clock enable input, active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting $\overline{CEN}$ does not deselect the device, CEN can be used to extend the previous cycle when required.
DQ _s	I/O-synchronous	Bidirectional data I/O lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by A _[18:0] during the previous clock rise of the read cycle. The direction of the pins is controlled by OE and the internal control logic. When OE is asserted LOW, the pins can behave as outputs. When HIGH, DQ _a –DQ _h are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE.
DQP _x	I/O-synchronous	Bidirectional data parity I/O lines. Functionally, these signals are identical to DQ _[7:0] . During write sequences, DQP _a is controlled by $\overline{BW}_a$, DQP _b is controlled by $\overline{BW}_b$, DQP _c is controlled by $\overline{BW}_c$, and DQP _d is controlled by $\overline{BW}_d$, DQP _e is controlled by $\overline{BW}_e$, DQP _f is controlled by $\overline{BW}_f$, DQP _g is controlled by $\overline{BW}_g$, DQP _h is controlled by $\overline{BW}_h$.
MODE	Input strap pin	Mode input. Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE will default HIGH, to an interleaved burst order.
TDO	JTAG serial output synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK.
TDI	JTAG serial input synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK.

Pin Definitions *(continued)*

Pin Name	I/O Type	Pin Description
TMS	Test mode select synchronous	This pin controls the test access port state machine. Sampled on the rising edge of TCK.
TCK	JTAG clock	Clock input to the JTAG circuitry.
V _{DD}	Power supply	Power supply inputs to the core of the device.
V _{DDQ}	I/O power supply	Power supply for the I/O circuitry.
V _{SS}	Ground	Ground for the device. Should be connected to ground of the system.
NC	–	No connects. This pin is not connected to the die.
NC/144M, NC/288M, NC/576M, NC/1G	–	These pins are not connected. They will be used for expansion to the 144M, 288M, 576M and 1G densities.
ZZ ^[4]	Input-asynchronous	ZZ “sleep” input. This active HIGH input places the device in a non-time critical “sleep” condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.

Note

4. **Errata:** The ZZ pin needs to be externally connected to ground. For more information, see [Errata on page 36](#).

Functional Overview

The CY7C1470V25/CY7C1472V25/CY7C1474V25 are synchronous-pipelined burst NoBL SRAMs designed specifically to eliminate wait states during write/read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CO}) is 3.0 ns (200-MHz device).

Accesses can be initiated by asserting all three chip enables ($\overline{CE}_1$, $\overline{CE}_2$, $\overline{CE}_3$) active at the rising edge of the clock. If clock enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a read or write operation, depending on the status of the write enable (WE). $BW_{[x]}$ can be used to conduct byte write operations.

Write operations are qualified by the write enable ($\overline{WE}$). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip enables ($\overline{CE}_1$, $\overline{CE}_2$, $\overline{CE}_3$) and an asynchronous output enable ($\overline{OE}$) simplify depth expansion. All operations (reads, writes, and deselections) are pipelined. ADV/LD should be driven LOW once the device has been deselected in order to load a new address for the next operation.

Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) $\overline{CE}_1$, $\overline{CE}_2$, and $\overline{CE}_3$ are all asserted active, (3) the write enable input signal $\overline{WE}$ is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and onto the data bus within 3.0 ns (200-MHz device) provided OE is active LOW. After the first clock of the read access the output buffers are controlled by $\overline{OE}$ and the internal control logic. $\overline{OE}$ must be driven LOW in order for the device to drive out the requested data. During the second clock, a subsequent operation (read/write/deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output will tri-state following the next clock rise.

Burst Read Accesses

The CY7C1470V25/CY7C1472V25/CY7C1474V25 have an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in [Single Read Accesses](#). The sequence of the burst counter is determined by

the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap-around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

Single Write Accesses

Write accesses are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) $\overline{CE}_1$, $\overline{CE}_2$, and $\overline{CE}_3$ are all asserted active, and (3) the write signal WE is asserted LOW. The address presented to the address inputs is loaded into the address register. The write signals are latched into the control logic block.

On the subsequent clock rise the data lines are automatically tri-stated regardless of the state of the OE input signal. This allows the external logic to present the data on DQ and DQP ($DQ_{a,b,c,d,e,f,g,h}/DQP_{a,b,c,d,e,f,g,h}$ for CY7C1474V25, $DQ_{a,b,c,d}/DQP_{a,b,c,d}$ for CY7C1470V25 and $DQ_{a,b}/DQP_{a,b}$ for CY7C1472V25). In addition, the address for the subsequent access (read/write/deselect) is latched into the address register (provided the appropriate control signals are asserted).

On the next clock rise the data presented to DQ and DQP ($DQ_{a,b,c,d,e,f,g,h}/DQP_{a,b,c,d,e,f,g,h}$ for CY7C1474V25, $DQ_{a,b,c,d}/DQP_{a,b,c,d}$ for CY7C1470V25 & $DQ_{a,b}/DQP_{a,b}$ for CY7C1472V25) (or a subset for byte write operations, see Write Cycle Description table for details) inputs is latched into the device and the write is complete.

The data written during the write operation is controlled by $\overline{BW}$ ($BW_{a,b,c,d,e,f,g,h}$ for CY7C1474V25, $BW_{a,b,c,d}$ for CY7C1470V25 and $BW_{a,b}$ for CY7C1472V25) signals. The CY7C1470V25/CY7C1472V25/CY7C1474V25 provides byte write capability that is described in the Write Cycle Description table. Asserting the write enable input (WE) with the selected byte write select (BW) input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Byte write capability has been included in order to greatly simplify read/modify/write sequences, which can be reduced to simple byte write operations.

Because the CY7C1470V25/CY7C1472V25/CY7C1474V25 are common I/O devices, data should not be driven into the device while the outputs are active. The output enable ($\overline{OE}$) can be deasserted HIGH before presenting data to the DQ and DQP ($DQ_{a,b,c,d,e,f,g,h}/DQP_{a,b,c,d,e,f,g,h}$ for CY7C1474V25, $DQ_{a,b,c,d}/DQP_{a,b,c,d}$ for CY7C1470V25 and $DQ_{a,b}/DQP_{a,b}$ for CY7C1472V25) inputs. Doing so will tri-state the output drivers. As a safety precaution, DQ and DQP ($DQ_{a,b,c,d,e,f,g,h}/DQP_{a,b,c,d,e,f,g,h}$ for CY7C1474V25, $DQ_{a,b,c,d}/DQP_{a,b,c,d}$ for CY7C1470V25 and $DQ_{a,b}/DQP_{a,b}$ for CY7C1472V25) are automatically tri-stated during the data portion of a write cycle, regardless of the state of OE.

Burst Write Accesses

The CY7C1470V25/CY7C1472V25/CY7C1474V25 has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in [Single Write Accesses on page 11](#). When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables ($\overline{CE}_1$, $\overline{CE}_2$, and $\overline{CE}_3$) and WE inputs are ignored and the burst counter is incremented. The correct BW ($BW_{a,b,c,d,e,f,g,h}$ for CY7C1474V25, $BW_{a,b,c,d}$ for CY7C1470V25 and $BW_{a,b}$ for CY7C1472V25) inputs must be driven in each cycle of the burst write in order to write the correct bytes of data.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation “sleep” mode. Two clock cycles are required to enter into or exit from this “sleep” mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the “sleep” mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the “sleep” mode. $\overline{CE}_1$, $\overline{CE}_2$, and $\overline{CE}_3$, must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Interleaved Burst Address Table

(MODE = Floating or V_{DD})

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I_{DDZZ}	Sleep mode standby current	$ZZ \geq V_{DD} - 0.2 \text{ V}$	–	120	mA
t_{ZZS}	Device operation to ZZ	$ZZ \geq V_{DD} - 0.2 \text{ V}$	–	$2t_{CYC}$	ns
t_{ZZREC}	ZZ recovery time	$ZZ \leq 0.2 \text{ V}$	$2t_{CYC}$	–	ns
t_{ZZI}	ZZ active to sleep current	This parameter is sampled	–	$2t_{CYC}$	ns
t_{RZZI}	ZZ Inactive to exit sleep current	This parameter is sampled	0	–	ns

Truth Table

The truth table for CY7C1470V25/CY7C1472V25/CY7C1474V25 follows. [5, 6, 7, 8, 9, 10, 11]

Operation	Address Used	$\overline{CE}$	ZZ	ADV/LD	$\overline{WE}$	$\overline{BW}_x$	$\overline{OE}$	$\overline{CEN}$	CLK	DQ
Deselect cycle	None	H	L	L	X	X	X	L	L-H	Tri-state
Continue deselect cycle	None	X	L	H	X	X	X	L	L-H	Tri-state
Read cycle (begin burst)	External	L	L	L	H	X	L	L	L-H	Data out (Q)
Read cycle (continue burst)	Next	X	L	H	X	X	L	L	L-H	Data out (Q)
NOP/dummy read (begin burst)	External	L	L	L	H	X	H	L	L-H	Tri-state
Dummy read (continue burst)	Next	X	L	H	X	X	H	L	L-H	Tri-state
Write cycle (begin burst)	External	L	L	L	L	L	X	L	L-H	Data in (D)
Write cycle (continue burst)	Next	X	L	H	X	L	X	L	L-H	Data in (D)
NOP/write abort (begin burst)	None	L	L	L	L	H	X	L	L-H	Tri-state
Write abort (continue burst)	Next	X	L	H	X	H	X	L	L-H	Tri-state
Ignore clock edge (stall)	Current	X	L	X	X	X	X	H	L-H	–
Sleep mode	None	X	H	X	X	X	X	X	X	Tri-state

Notes

- X = "Don't Care", H = Logic HIGH, L = Logic LOW, $\overline{CE}$ stands for all chip enables active. $\overline{BW}_x = L$ signifies at least one byte write select is active, $\overline{BW}_x = \text{valid}$ signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.
- Write is defined by $\overline{WE}$ and $\overline{BW}_{[a:d]}$. See Write Cycle Description table for details.
- When a write cycle is detected, all I/Os are tri-stated, even during byte writes.
- The DQ and DQP pins are controlled by the current cycle and the $\overline{OE}$ signal.
- $\overline{CEN} = H$ inserts wait states.
- Device will power-up deselected and the I/Os in a tri-state condition, regardless of $\overline{OE}$.
- $\overline{OE}$ is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQ_s and $DQP_{[a:d]}$ = tri-state when $\overline{OE}$ is inactive or when the device is deselected, and DQ_s = data when $\overline{OE}$ is active.

Partial Truth Table for Read/Write

The partial truth table for Read/Write for CY7C1470V25 follows. [12, 13, 14, 15]

Function (CY7C1470V25)	$\overline{WE}$	$\overline{BW_d}$	$\overline{BW_c}$	$\overline{BW_b}$	$\overline{BW_a}$
Read	H	X	X	X	X
Write – no bytes written	L	H	H	H	H
Write byte a – (DQ _a and DQP _a)	L	H	H	H	L
Write byte b – (DQ _b and DQP _b)	L	H	H	L	H
Write bytes b, a	L	H	H	L	L
Write byte c – (DQ _c and DQP _c)	L	H	L	H	H
Write bytes c, a	L	H	L	H	L
Write bytes c, b	L	H	LL	L	H
Write bytes c, b, a	L	H	L	L	L
Write byte d – (DQ _d and DQP _d)	L	L	H	H	H
Write bytes d, a	L	L	H	H	L
Write bytes d, b	L	L	H	L	H
Write bytes d, b, a	L	L	H	L	L
Write bytes d, c	L	L	L	H	H
Write bytes d, c, a	L	L	L	H	L
Write bytes d, c, b	L	L	L	L	H
Write all bytes	L	L	L	L	L

Notes

12. X = "Don't Care", H = Logic HIGH, L = Logic LOW, $\overline{CE}$ stands for all chip enables active. $\overline{BW_x}$ = L signifies at least one byte write select is active, $\overline{BW_x}$ = valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.

13. Write is defined by $\overline{WE}$ and $\overline{BW_{[a:d]}}$. See Write Cycle Description table for details.

14. When a write cycle is detected, all I/Os are tri-stated, even during byte writes.

15. Table only lists a partial listing of the byte write combinations. Any combination of $\overline{BW_{[a:d]}}$ is valid. Appropriate write will be done based on which byte write is active.

Partial Truth Table for Read/Write

The partial truth table for Read/Write for CY7C1472V25 follows. [16, 17, 18, 19]

Function (CY7C1472V25)	$\overline{WE}$	$\overline{BW}_b$	$\overline{BW}_a$
Read	H	x	x
Write – no bytes written	L	H	H
Write byte a – (DQ _a and DQP _a)	L	H	L
Write byte b – (DQ _b and DQP _b)	L	L	H
Write both bytes	L	L	L

Partial Truth Table for Read/Write

The partial truth table for Read/Write for CY7C1474V25 follows. [16, 17, 18, 19]

Function (CY7C1474V25)	$\overline{WE}$	$\overline{BW}_x$
Read	H	x
Write – no bytes written	L	H
Write byte X – (DQ _x and DQP _x)	L	L
Write all bytes	L	All $\overline{BW} = L$

Notes

16. X = "Don't Care", H = Logic HIGH, L = Logic LOW, $\overline{CE}$ stands for all chip enables active. $\overline{BW}_x = L$ signifies at least one byte write select is active, $\overline{BW}_x = \text{valid}$ signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.

17. Write is defined by $\overline{WE}$ and $\overline{BW}_{[a:d]}$. See Write Cycle Description table for details.

18. When a write cycle is detected, all I/Os are tri-stated, even during byte writes.

19. Table only lists a partial listing of the byte write combinations. Any combination of $\overline{BW}_{[a:d]}$ is valid. Appropriate write will be done based on which byte write is active.

IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1470V25/CY7C1474V25 incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 2.5 V I/O logic levels.

The CY7C1470V25/CY7C1474V25 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see [TAP Controller State Diagram on page 18](#). TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see [Instruction Codes on page 22](#)). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the [TAP Controller Block Diagram on page 19](#). Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in [Identification Register Definitions on page 22](#).

TAP Instruction Set

Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as

RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does not recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a high Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a high Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1 compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold time (t_{CS} plus t_{CH}).

The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

Note that since the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command.


BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved


These instructions are not implemented but are reserved for future use. Do not use these instructions.

TAP Controller State Diagram




The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

TAP Controller Block Diagram



TAP Timing



TAP AC Switching Characteristics


Over the Operating Range

Parameter ^[20, 21]	Description	Min	Max	Unit
Clock				
t_{TCYC}	TCK clock cycle time	50	–	ns
t_{TF}	TCK clock frequency	–	20	MHz
t_{TH}	TCK clock HIGH time	20	–	ns
t_{TL}	TCK clock LOW time	20	–	ns
Output Times				
t_{TDOV}	TCK clock LOW to TDO valid	–	10	ns
t_{TDOX}	TCK clock LOW to TDO invalid	0	–	ns
Set-up Times				
t_{TMSS}	TMS set-up to TCK clock rise	5	–	ns
t_{TDIS}	TDI set-up to TCK clock rise	5	–	ns
t_{CS}	Capture set-up to TCK rise	5	–	ns
Hold Times				
t_{TMSh}	TMS hold after TCK clock rise	5	–	ns
t_{TDIH}	TDI hold after clock rise	5	–	ns
t_{CH}	Capture hold after clock rise	5	–	ns

2.5 V TAP AC Test Conditions

Input pulse levels V_{SS} to 2.5 V
 Input rise and fall time 1 ns
 Input timing reference levels 1.25 V
 Output reference levels 1.25 V
 Test load termination supply voltage 1.25 V

2.5 V TAP AC Output Load Equivalent



Notes

20. t_{CS} and t_{CH} refer to the set-up and hold time requirements of latching data from the boundary scan register.
 21. Test conditions are specified using the load in TAP AC Test Conditions. $t_R/t_F = 1$ ns.

TAP DC Electrical Characteristics and Operating Conditions

(0 °C < T_A < +70 °C; V_{DD} = 2.5 V ± 0.125 V unless otherwise noted)

Parameter ^[22]	Description	Test Conditions		Min	Max	Unit
V _{OH1}	Output HIGH voltage	I _{OH} = -1.0 mA	V _{DDQ} = 2.5 V	1.7	–	V
V _{OH2}	Output HIGH voltage	I _{OH} = -100 µA	V _{DDQ} = 2.5 V	2.1	–	V
V _{OL1}	Output LOW voltage	I _{OL} = 1.0 mA	V _{DDQ} = 2.5 V	–	0.4	V
V _{OL2}	Output LOW voltage	I _{OL} = 100 µA	V _{DDQ} = 2.5 V	–	0.2	V
V _{IH}	Input HIGH voltage		V _{DDQ} = 2.5 V	1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW voltage		V _{DDQ} = 2.5 V	-0.3	0.7	V
I _X	Input load current	GND ≤ V _I ≤ V _{DDQ}		-5	5	µA

Note

22. All voltages referenced to V_{SS} (GND).

Identification Register Definitions

Instruction Field	CY7C1470V25 (2M × 36)	CY7C1474V25 (1M × 72)	Description
Revision number (31:29)	000	000	Describes the version number
Device depth (28:24)	01011	01011	Reserved for internal use
Architecture/memory type(23:18)	001000	001000	Defines memory type and architecture
Bus width/density(17:12)	100100	110100	Defines width and density
Cypress JEDEC ID code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor
ID register presence indicator (0)	1	1	Indicates the presence of an ID register

Scan Register Sizes

Register Name	Bit Size (× 36)	Bit Size (× 72)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary scan order – 165-ball FBGA package	71	–
Boundary scan order – 209-ball BGA package)	–	110

Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high Z state. This instruction is not 1149.1-compliant.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1-compliant.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

Boundary Scan Exit Order

(2M × 36)

Bit #	165-ball ID	Bit #	165-ball ID	Bit #	165-ball ID	Bit #	165-ball ID
1	C1	21	R3	41	J11	61	B7
2	D1	22	P2	42	K10	62	B6
3	E1	23	R4	43	J10	63	A6
4	D2	24	P6	44	H11	64	B5
5	E2	25	R6	45	G11	65	A5
6	F1	26	R8	46	F11	66	A4
7	G1	27	P3	47	E11	67	B4
8	F2	28	P4	48	D10	68	B3
9	G2	29	P8	49	D11	69	A3
10	J1	30	P9	50	C11	70	A2
11	K1	31	P10	51	G10	71	B2
12	L1	32	R9	52	F10		
13	J2	33	R10	53	E10		
14	M1	34	R11	54	A9		
15	N1	35	N11	55	B9		
16	K2	36	M11	56	A10		
17	L2	37	L11	57	B10		
18	M2	38	M10	58	A8		
19	R1	39	L10	59	B8		
20	R2	40	K11	60	A7		

Boundary Scan Exit Order

(1M × 72)

Bit #	209-ball ID	Bit #	209-ball ID	Bit #	209-ball ID	Bit #	209-ball ID
1	A1	29	T1	57	U10	85	B11
2	A2	30	T2	58	T11	86	B10
3	B1	31	U1	59	T10	87	A11
4	B2	32	U2	60	R11	88	A10
5	C1	33	V1	61	R10	89	A7
6	C2	34	V2	62	P11	90	A5
7	D1	35	W1	63	P10	91	A9
8	D2	36	W2	64	N11	92	U8
9	E1	37	T6	65	N10	93	A6
10	E2	38	V3	66	M11	94	D6
11	F1	39	V4	67	M10	95	K6
12	F2	40	U4	68	L11	96	B6
13	G1	41	W5	69	L10	97	K3
14	G2	42	V6	70	P6	98	A8
15	H1	43	W6	71	J11	99	B4
16	H2	44	V5	72	J10	100	B3
17	J1	45	U5	73	H11	101	C3
18	J2	46	U6	74	H10	102	C4
19	L1	47	W7	75	G11	103	C8
20	L2	48	V7	76	G10	104	C9
21	M1	49	U7	77	F11	105	B9
22	M2	50	V8	78	F10	106	B8
23	N1	51	V9	79	E10	107	A4
24	N2	52	W11	80	E11	108	C6
25	P1	53	W10	81	D11	109	B7
26	P2	54	V11	82	D10	110	A3
27	R2	55	V10	83	C11		
28	R1	56	U11	84	C10		

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature -65 °C to +150 °C

Ambient temperature
with power applied -55 °C to +125 °C

Supply voltage on V_{DD} relative to GND -0.5 V to +3.6 V

Supply voltage on V_{DDQ} relative to GND -0.5 V to V_{DD}

DC to outputs in tri-state -0.5 V to $V_{DDQ} + 0.5$ V

DC input voltage -0.5 V to $V_{DD} + 0.5$ V

Current into outputs (LOW) 20 mA

Static discharge voltage
(per MIL-STD-883, method 3015) > 2001 V

Latch-up current > 200 mA

Operating Range

Range	Ambient Temperature	V_{DD}	V_{DDQ}
Commercial	0 °C to +70 °C	2.5 V - 5% / + 5%	2.5 V - 5% to V_{DD}
Industrial	-40 °C to +85 °C		

Electrical Characteristics

Over the Operating Range

Parameter [23, 24]	Description	Test Conditions	Min	Max	Unit
V_{DD}	Power supply voltage		2.375	2.625	V
V_{DDQ}	I/O supply voltage	for 2.5 V I/O	2.375	V_{DD}	V
V_{OH}	Output HIGH voltage	for 2.5 V I/O, $I_{OH} = -1.0$ mA	2.0	—	V
V_{OL}	Output LOW voltage	for 2.5 V I/O, $I_{OL} = 1.0$ mA	—	0.4	V
V_{IH}	Input HIGH voltage [25]	for 2.5 V I/O	1.7	$V_{DD} + 0.3$	V
V_{IL}	Input LOW voltage [25]	for 2.5 V I/O	-0.3	0.7	V
I_X	Input leakage current except ZZ and MODE	$GND \leq V_I \leq V_{DDQ}$	-5	5	μ A
	Input current of MODE	Input = V_{SS}	-30	—	μ A
		Input = V_{DD}	—	5	μ A
	Input current of ZZ	Input = V_{SS}	-5	—	μ A
		Input = V_{DD}	—	30	μ A
I_{OZ}	Output leakage current	$GND \leq V_I \leq V_{DDQ}$, output disabled	-5	5	μ A
I_{DD}	V_{DD} operating supply	$V_{DD} = \text{Max}$, $I_{OUT} = 0$ mA, $f = f_{MAX} = 1/t_{CYC}$	—	450	mA
		5.0-ns cycle, 200 MHz	—	400	mA
		6.0-ns cycle, 167 MHz	—	400	mA

Notes

23. Overshoot: $V_{IH(AC)} < V_{DD} + 1.5$ V (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL(AC)} > -2$ V (Pulse width less than $t_{CYC}/2$).

24. $T_{Power-up}$: Assumes a linear ramp from 0 V to $V_{DD(min)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \leq V_{DD}$.

25. Tested initially and after any design or process changes that may affect these parameters.

Electrical Characteristics *(continued)*

Over the Operating Range

Parameter ^[23, 24]	Description	Test Conditions		Min	Max	Unit
I _{SB1}	Automatic CE power-down current – TTL inputs	Max V _{DD} , device deselected, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX} = 1/t _{CYC}	5.0-ns cycle, 200 MHz	–	200	mA
			6.0-ns cycle, 167 MHz	–	200	mA
I _{SB2}	Automatic CE power-down current – CMOS inputs	Max. V _{DD} , device deselected, V _{IN} ≤ 0.3 V or V _{IN} ≥ V _{DDQ} – 0.3 V, f = 0	All speed grades	–	120	mA
I _{SB3}	Automatic CE power-down current – CMOS inputs	Max V _{DD} , device deselected, V _{IN} ≤ 0.3 V or V _{IN} ≥ V _{DDQ} – 0.3 V, f = f _{MAX} = 1/t _{CYC}	5.0-ns cycle, 200 MHz	–	200	mA
			6.0-ns cycle, 167 MHz	–	200	mA
I _{SB4}	Automatic CE power-down current – TTL inputs	Max V _{DD} , device deselected, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = 0	All speed grades	–	135	mA

Capacitance

Parameter ^[26]	Description	Test Conditions	100-pin TQFP Max	165-ball FBGA Max	209-ball FBGA Max	Unit
$C_{ADDRESS}$	Address input capacitance	$T_A = 25^\circ C$, $f = 1 MHz$, $V_{DD} = 2.5 V$, $V_{DDQ} = 2.5 V$	6	6	6	pF
C_{DATA}	Data input capacitance		5	5	5	pF
C_{CTRL}	Control input capacitance		8	8	8	pF
C_{CLK}	Clock input capacitance		6	6	6	pF
$C_{I/O}$	Input/output capacitance		5	5	5	pF

Thermal Resistance

Parameter ^[26]	Description	Test Conditions	100-pin TQFP Package	165-ball FBGA Package	209-ball FBGA Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51.	24.63	16.3	15.2	$^\circ C/W$
Θ_{JC}	Thermal resistance (junction to case)		2.28	2.1	1.7	$^\circ C/W$


Note

26. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms

2.5 V I/O Test Load



Switching Characteristics

Over the Operating Range

Parameter [27, 28]	Description	-200		-167		Unit
		Min	Max	Min	Max	
$t_{Power}^{[29]}$	$V_{CC}(\text{typical})$ to the first access read or write	1	–	1	–	ms
Clock						
t_{CYC}	Clock cycle time	5.0	–	6.0	–	ns
F_{MAX}	Maximum operating frequency	–	200	–	167	MHz
t_{CH}	Clock HIGH	2.0	–	2.2	–	ns
t_{CL}	Clock LOW	2.0	–	2.2	–	ns
Output Times						
t_{CO}	Data output valid after CLK rise	–	3.0	–	3.4	ns
$t_{OE\bar{V}}$	$\overline{OE}$ LOW to output valid	–	3.0	–	3.4	ns
t_{DOH}	Data output hold after CLK rise	1.3	–	1.5	–	ns
t_{CHZ}	Clock to high Z [30, 31, 32]	–	3.0	–	3.4	ns
t_{CLZ}	Clock to low Z [30, 31, 32]	1.3	–	1.5	–	ns
t_{EOHZ}	$\overline{OE}$ HIGH to output high Z [30, 31, 32]	–	3.0	–	3.4	ns
t_{EOLZ}	$\overline{OE}$ LOW to Output low Z [30, 31, 32]	0	–	0	–	ns
Set-up Times						
t_{AS}	Address set-up before CLK rise	1.4	–	1.5	–	ns
t_{DS}	Data input set-up before CLK rise	1.4	–	1.5	–	ns
t_{CENS}	$\overline{CEN}$ set-up before CLK rise	1.4	–	1.5	–	ns
t_{WES}	$\overline{WE}$, $\overline{BW}_x$ set-up before CLK rise	1.4	–	1.5	–	ns
t_{ALS}	ADV/LD set-up before CLK rise	1.4	–	1.5	–	ns
t_{CES}	Chip select set-up	1.4	–	1.5	–	ns
Hold Times						
t_{AH}	Address hold after CLK rise	0.4	–	0.5	–	ns
t_{DH}	Data input hold after CLK rise	0.4	–	0.5	–	ns
t_{CENH}	$\overline{CEN}$ hold after CLK rise	0.4	–	0.5	–	ns
t_{WEH}	$\overline{WE}$, $\overline{BW}_x$ hold after CLK rise	0.4	–	0.5	–	ns
t_{ALH}	ADV/LD hold after CLK rise	0.4	–	0.5	–	ns
t_{CEH}	Chip select hold after CLK rise	0.4	–	0.5	–	ns

Notes

27. Timing reference is 1.25 V when $V_{DDQ} = 2.5$ V.

28. Test conditions shown in (a) of Figure 4 on page 27 unless otherwise noted.

29. This part has a voltage regulator internally; t_{Power} is the time power needs to be supplied above $V_{DD(\text{minimum})}$ initially, before a read or write operation can be initiated.


30. t_{CHZ} , t_{CLZ} , t_{EOLZ} , and t_{EOHZ} are specified with AC test conditions shown in (b) of Figure 4 on page 27. Transition is measured ± 200 mV from steady-state voltage.

31. At any given voltage and temperature, t_{EOHZ} is less than t_{EOLZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.

32. This parameter is sampled and not 100% tested.

Switching Waveforms

Figure 5. Read/Write/Timing [33, 34, 35]



Notes

33. For this waveform $\overline{ZZ}$ is tied LOW.

34. When $\overline{CE}$ is LOW, $\overline{CE}_1$ is LOW, $\overline{CE}_2$ is HIGH and $\overline{CE}_3$ is LOW. When $\overline{CE}$ is HIGH, $\overline{CE}_1$ is HIGH or $\overline{CE}_2$ is LOW or $\overline{CE}_3$ is HIGH.

35. Order of the burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.

Switching Waveforms (continued)

Figure 6. NOP, STALL and DESELECT Cycles [36, 37, 38]





Figure 7. ZZ Mode Timing [39, 40]




Notes

36. For this waveform $\overline{ZZ}$ is tied LOW.
37. When $\overline{CE}$ is LOW, $\overline{CE}_1$ is LOW, $\overline{CE}_2$ is HIGH and $\overline{CE}_3$ is LOW. When $\overline{CE}$ is HIGH, $\overline{CE}_1$ is HIGH or $\overline{CE}_2$ is LOW or $\overline{CE}_3$ is HIGH.
38. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrated $\overline{CEN}$ being used to create a pause. A write is not performed during this cycle.
39. Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device.
40. I/Os are in high Z when exiting ZZ sleep mode.

Package Diagrams *(continued)*

Figure 9. 165-ball FBGA ((15 × 17 × 1.40 mm) 0.45 Ball Diameter) Package Outline, 51-85165


NOTES:
 SOLDER PAD TYPE: SOLDER MASK DEFINED (SMD)
 PACKAGE WEIGHT: 0.60g
 JEDEC REFERENCE: MO-216 / ISSUE E
 PACKAGE CODES: BB0AA / BW0AG



51-85165 *E

Package Diagrams *(continued)*

Figure 10. 209-ball FBGA (14 × 22 × 1.76 mm) BB209A Package Outline, 51-85167



51-85167 *C

Acronyms

Acronym	Description
BGA	Ball Grid Array
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{CEN}}$	Clock Enable
CMOS	Complementary Metal Oxide Semiconductor
EIA	Electronic Industries Alliance
FBGA	Fine-Pitch Ball Grid Array
I/O	Input/Output
JEDEC	Joint Electron Devices Engineering Council
JTAG	Joint Test Action Group
LSB	Least Significant Bit
MSB	Most Significant Bit
NoBL	No Bus Latency
$\overline{\text{OE}}$	Output Enable
SRAM	Static Random Access Memory
TAP	Test Access Port
TCK	Test Clock
TDI	Test Data-In
TDO	Test Data-Out
TMS	Test Mode Select
TQFP	Thin Quad Flat Pack
TTL	Transistor-Transistor Logic
$\overline{\text{WE}}$	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Errata

This section describes the Ram9 NoBL ZZ pin issue. Details include trigger conditions, the devices affected, proposed workaround and silicon revision applicability. Please contact your local Cypress sales representative if you have further questions.

Part Numbers Affected

Density & Revision	Package Type	Operating Range
72Mb-Ram9 NoBL SRAMs: CY7C147*V25	100-pin TQFP	Commercial
	165-ball FBGA	Commercial/ Industrial
	209-ball FBGA	

Product Status

All of the devices in the Ram9 72Mb NoBL family are qualified and available in production quantities.

Ram9 NoBL ZZ Pin Issues Errata Summary

The following table defines the errata applicable to available Ram9 72Mb NoBL family devices.

Item	Issues	Description	Device	Fix Status
1.	ZZ Pin	When asserted HIGH, the ZZ pin places device in a "sleep" condition with data integrity preserved. The ZZ pin currently does not have an internal pull-down resistor and hence cannot be left floating externally by the user during normal mode of operation.	72M-Ram9 (90 nm)	For the 72M Ram9 (90 nm) devices, this issue was fixed in the new revision. Please contact your local sales rep for availability.

1. ZZ Pin Issue

■ PROBLEM DEFINITION

The problem occurs only when the device is operated in the normal mode with ZZ pin left floating. The ZZ pin on the SRAM device does not have an internal pull-down resistor. Switching noise in the system may cause the SRAM to recognize a HIGH on the ZZ input, which may cause the SRAM to enter sleep mode. This could result in incorrect or undesirable operation of the SRAM.

■ TRIGGER CONDITIONS

Device operated with ZZ pin left floating.

■ SCOPE OF IMPACT

When the ZZ pin is left floating, the device delivers incorrect data.

■ WORKAROUND

Tie the ZZ pin externally to ground.

■ FIX STATUS

Fix was done for the 72M RAM9 NoBL SRAMs devices. Fixed devices have a new revision. The following table lists the devices affected and the new revision after the fix.

Table 1. List of Affected Devices and the new revision

Revision before the Fix	New Revision after the Fix
CY7C147*V25	CY7C147*BV25

Document History Page

Document Title: CY7C1470V25/CY7C1472V25/CY7C1474V25, 72-Mbit (2M × 36/4M × 18/1M × 72) Pipelined SRAM with NoBL™ Architecture Document Number: 38-05290				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	114677	PKS	08/06/2002	New data sheet.
*A	121519	CJM	01/27/2003	Changed status from Advanced Information to Preliminary. Updated Features (For package offering, removed 300 MHz frequency related information). Updated Selection Guide (Removed 300 MHz frequency related information). Updated Functional Overview (Removed 300 MHz frequency related information). Updated Electrical Characteristics (Removed 300 MHz frequency related information). Updated Switching Characteristics (Removed 300 MHz frequency related information, changed maximum value of t_{CO} , t_{EOV} , t_{CHZ} , t_{EOHZ} parameters from 2.4 ns to 2.6 ns for 250 MHz frequency, changed minimum value of t_{DOH} , t_{CLZ} parameters from 0.8 ns to 1.0 ns for 250 MHz frequency, changed minimum value of t_{DOH} , t_{CLZ} parameters from 1.0 ns to 1.3 ns for 200 MHz frequency). Updated Ordering Information (Updated part numbers).
*B	223721	NJY	05/14/2004	Updated Features (Removed 250 MHz frequency related information and included 225 MHz frequency related information). Updated Functional Description (description). Updated Selection Guide (Removed 250 MHz frequency related information and included 225 MHz frequency related information). Updated Logic Block Diagram (Splitted Logic Block Diagram into three Logic Block Diagrams). Updated Functional Overview (description). Updated Boundary Scan Exit Order (Replaced TBD with values for all packages). Updated Electrical Characteristics (Removed 250 MHz frequency related information and included 225 MHz frequency related information, replaced TBD with values for maximum values of I_{DD} , I_{SB1} , I_{SB2} , I_{SB3} , I_{SB4} parameters). Updated Capacitance (Replaced TBD with values for all packages). Updated Thermal Resistance (Replaced TBD with values for all packages). Updated Switching Characteristics (Removed 250 MHz frequency related information and included 225 MHz frequency related information). Updated Switching Waveforms . Updated Package Diagrams (spec 51-85165 (Changed revision from ** to *A) for 165-ball FBGA package, removed 119-ball BGA package (spec 51-85115), removed spec 51-85143 and included spec 51-85167 for 209-ball BGA package).
*C	235012	RYQ	06/17/2004	Minor Change (To match on the spec system and external web).
*D	243572	NJY	07/20/2004	Updated Pin Configurations (Updated Figure 2 (Changed ball C11, D11, E11, F11, G11 from DQP _b , DQ _b , DQ _b , DQ _b to DQP _a , DQ _a , DQ _a , DQ _a (corresponding to CY7C1472V25))). Updated Capacitance (Splitted C _{IN} parameter into C _{ADDRESS} , C _{DATA} , C _{CLK} parameters and also updated the values).

Document History Page *(continued)*

Document Title: CY7C1470V25/CY7C1472V25/CY7C1474V25, 72-Mbit (2M × 36/4M × 18/1M × 72) Pipelined SRAM with NoBL™ Architecture Document Number: 38-05290				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*E	299511	SYT	12/14/2004	Updated Features (Removed 225 MHz frequency related information and included 250 MHz frequency related information). Updated Selection Guide (Removed 225 MHz frequency related information and included 250 MHz frequency related information). Updated Electrical Characteristics (Removed 225 MHz frequency related information and included 250 MHz frequency related information). Updated Thermal Resistance (Changed value of Θ_{JA} from 16.8 °C/W to 24.63 °C/W, and changed value of Θ_{JC} from 3.3 °C/W to 2.28 °C/W for 100-pin TQFP Package). Updated Switching Characteristics (Removed 225 MHz frequency related information and included 250 MHz frequency related information, changed minimum value of t_{CYC} from 4.4 ns to 4.0 ns for 250 MHz frequency). Updated Ordering Information (Updated part numbers (Removed 225 MHz frequency related information and included 250 MHz frequency related information, added lead-free information for 100-pin TQFP Package and 165-ball FBGA Package), added comment of 'Lead-free BG packages availability' below the Ordering Information).
*F	320197	PCI	02/15/2005	Updated Partial Truth Table for Read/Write (Corrected typo in part numbers). Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Corrected typo in part numbers). Updated Ordering Information (No change in part numbers, removed comment of 'Pb-free BG packages availability' below the Ordering Information).
*G	331513	PCI	03/09/2005	Updated Pin Configurations (Address expansion pins/balls in the pinouts for all packages are modified as per JEDEC standard). Updated Pin Definitions (Added Address Expansion pins). Updated Operating Range (Added Industrial Temperature Range). Updated Electrical Characteristics (Updated Test Conditions of V_{OL} , V_{OH} parameters). Updated Ordering Information (Updated part numbers).
*H	416221	R XU	12/22/2005	Changed status from Preliminary to Final. Changed address of Cypress Semiconductor Corporation from "3901 North First Street" to "198 Champion Court". Updated Electrical Characteristics (Updated Note 24 (Changed $V_{DDQ} < V_{DD}$ to $V_{DDQ} \leq V_{DD}$), changed description of I_X parameter from Input Load Current except ZZ and MODE to Input Leakage Current except ZZ and MODE, changed minimum value of I_X parameter (corresponding to Input Current of MODE (Input = V_{SS})) from -5 µA to -30 µA, changed maximum value of I_X parameter (corresponding to Input Current of MODE (Input = V_{DD})) from 30 µA to 5 µA, changed minimum value of I_X parameter (corresponding to Input Current of ZZ (Input = V_{SS})) from -30 µA to -5 µA, changed maximum value of I_X parameter (corresponding to Input Current of ZZ (Input = V_{DD})) from 5 µA to 30 µA). Updated Ordering Information ((Updated part numbers), replaced Package Name column with Package Diagram in the Ordering Information table). Replaced Three-state with Tri-state in all instances across the document.
*I	472335	VKN	06/27/2006	Updated Pin Configurations (Updated Figure 3 (Corrected the ball name for H9 from V_{SSQ} to V_{SS})). Updated TAP AC Switching Characteristics (Changed minimum value of t_{TH} , t_{TL} parameters from 25 ns to 20 ns, changed maximum value of t_{TDOV} parameter from 5 ns to 10 ns). Updated Maximum Ratings (Added Maximum Rating for Supply Voltage on V_{DDQ} Relative to GND). Updated Ordering Information (Updated part numbers).

Document History Page *(continued)*

Document Title: CY7C1470V25/CY7C1472V25/CY7C1474V25, 72-Mbit (2M × 36/4M × 18/1M × 72) Pipelined SRAM with NoBL™ Architecture Document Number: 38-05290				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*J	2898958	NJY	03/25/2010	Updated Ordering Information (Updated part numbers). Updated Package Diagrams : spec 51-85050 – Changed revision from *B to *C. spec 51-85165 – Changed revision from *A to *B. spec 51-85167 – Changed revision from ** to *A.
*K	3054137	NJY	10/10/2010	Updated Ordering Information : Updated part numbers and added Ordering Code Definitions . Added Acronyms and Units of Measure . Minor edits. Updated to new template.
*L	3207715	NJY	03/28/2011	Updated Ordering Information (Updated part numbers). Updated Package Diagrams : spec 51-85050 – Changed revision from *C to *D.
*M	3378887	PRIT	09/21/2011	Updated Package Diagrams : spec 51-85165 – Changed revision from *B to *D. spec 51-85167 – Changed revision from *A to *B.
*N	3403584	PRIT	10/12/2011	Updated Ordering Information (Updated part numbers).
*O	3638614	PRIT	06/06/2012	Updated Features (Removed 250 MHz frequency related information, removed 165-ball FBGA package related information (corresponding to CY7C1472V25)). Updated Selection Guide (Removed 250 MHz frequency related information). Updated Pin Configurations (Updated Figure 2 (Removed CY7C1472V25 related information)). Updated Functional Overview (Removed 250 MHz frequency related information). Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Removed CY7C1472V25 related information). Updated Identification Register Definitions (Removed CY7C1472V25 related information). Updated Scan Register Sizes (Removed “Bit Size (× 18)” column). Removed Boundary Scan Exit Order (Corresponding to CY7C1472V25). Updated Electrical Characteristics (Removed 250 MHz frequency related information). Updated Switching Characteristics (Removed 250 MHz frequency related information). Updated Ordering Information (Updated part numbers).
*P	3753175	PRIT	09/24/2012	Updated Package Diagrams (spec 51-85167 (Changed revision from *B to *C)).
*Q	3971410	PRIT	04/19/2013	Updated Features (Removed 1.8 V related information). Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Removed 1.8 V related information). Removed “1.8 V TAP AC Test Conditions”. Removed “1.8 V TAP AC Output Load Equivalent”. Updated TAP DC Electrical Characteristics and Operating Conditions (Removed 1.8 V related information). Updated Electrical Characteristics (Removed 1.8 V related information). Updated AC Test Loads and Waveforms (Removed 1.8 V related information in Figure 4). Updated Switching Characteristics (Removed 1.8 V related information in Note 27). Updated Ordering Information (Updated part numbers). Added Errata .

Document History Page *(continued)*

Document Title: CY7C1470V25/CY7C1472V25/CY7C1474V25, 72-Mbit (2M × 36/4M × 18/1M × 72) Pipelined SRAM with NoBL™ Architecture Document Number: 38-05290				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*R	4042037	PRIT	06/27/2013	Added Errata Footnotes. Updated to new template.
*S	4146701	PRIT	10/04/2013	Updated Errata .
*T	4572829	PRIT	11/18/2014	Updated Functional Description : Added "For a complete list of related documentation, click here ." at the end. Updated Ordering Information : Updated part numbers. Updated Package Diagrams : spec 51-85050 – Changed revision from *D to *E.
*U	5514356	PRIT	11/08/2016	Updated Package Diagrams : spec 51-85050 – Changed revision from *E to *F. spec 51-85165 – Changed revision from *D to *E. Updated to new template. Completing Sunset Review.
*V	6013483	RMES	01/04/2018	Updated Package Diagrams : spec 51-85050 – Changed revision from *F to *G. Updated to new template. Completing Sunset Review.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2002-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.