

# ADC12DS105 Dual 12-Bit, 105 MSPS A/D Converter with Serial LVDS Outputs

Check for Samples: ADC12DS105

## **FEATURES**

- Clock Duty Cycle Stabilizer
- Single +3.0 or 3.3V Supply Operation
- **Serial LVDS Outputs**
- **Serial Control Interface**
- **Overrange Outputs**
- 60-pin WQFN Package, (9x9x0.8mm, 0.5mm pin-pitch)

## **APPLICATIONS**

- **High IF Sampling Receivers**
- **Wireless Base Station Receivers**
- **Test and Measurement Equipment**
- Communications Instrumentation
- **Portable Instrumentation**

#### **KEY SPECIFICATIONS**

Resolution: 12 Bits

**Conversion Rate: 105 MSPS** 

SNR ( $f_{IN} = 240 \text{ MHz}$ ): 68.5 dBFS (typ) SFDR ( $f_{IN} = 240 \text{ MHz}$ ): 83 dBFS (typ) Full Power Bandwidth: 1 GHz (typ) Power Consumption: 1 W (typ)

#### DESCRIPTION

The ADC12DS105 is a high-performance CMOS analog-to-digital converter capable of converting two analog input signals into 12-bit digital words at rates up to 105 Mega Samples Per Second (MSPS). The digital outputs are serialized and provided on differential LVDS signal pairs. This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and the external component count, while providing excellent dynamic performance. The ADC12DS105 may be operated from a single +3.0V or 3.3V power supply. A powerdown feature reduces the power consumption to very low levels while still allowing fast wake-up time to full operation. The differential inputs accept a 2V full scale differential input swing. A stable 1.2V internal voltage reference is provided, or the ADC12DS105 can be operated with an external 1.2V reference. The selectable duty cycle stabilizer maintains performance over a wide range of clock duty cycles. A serial interface allows access to the internal registers for full control of the ADC12DS105's functionality. The ADC12DS105 is available in a 60lead WQFN package and operates over the industrial temperature range of -40°C to +85°C

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



## **Connection Diagram**





Figure 1. WQFN Package See Package Number NKA0060A

## **Block Diagram**



Submit Documentation Feedback



## **Pin Descriptions and Equivalent Circuits**

Pin No.	Symbol	Equivalent Circuit	d Equivalent Circuits  Description
ANALOG I/O	Оуньог	Equivalent Official	Description
3 13	V <sub>IN</sub> A+ V <sub>IN</sub> B+	V <sub>A</sub>	
2 14	V <sub>IN</sub> A- V <sub>IN</sub> B-	AGND	Differential analog input pins. The differential full-scale input signal level is $2V_{P-P}$ with each input pin signal centered on a common mode voltage, $V_{\text{CM}}$ .
5 11	V <sub>RP</sub> A V <sub>RP</sub> B	VA	
7	V <sub>CMO</sub> A	V <sub>A</sub>	
6 10	V <sub>CMO</sub> B V <sub>RN</sub> A V <sub>RN</sub> B	VA VA AGND	These pins should each be bypassed to AGND with a low ESL (equivalent series inductance) 0.1 $\mu\text{F}$ capacitor placed very close to the pin to minimize stray inductance. An 0201 size 0.1 $\mu\text{F}$ capacitor should be placed between $V_{RP}$ and $V_{RN}$ as close to the pins as possible, and a 1 $\mu\text{F}$ capacitor should be placed in parallel. $V_{RP}$ and $V_{RN}$ should not be loaded. $V_{CMO}$ may be loaded to 1mA for use as a temperature stable 1.5V reference. It is recommended to use $V_{CMO}$ to provide the common mode voltage, $V_{CM}$ , for the differential analog inputs.
59	$V_{REF}$	V <sub>A</sub>	Reference Voltage. This device provides an internally developed 1.2V reference. When using the internal reference, $V_{REF}$ should be decoupled to AGND with a 0.1 $\mu F$ and a $1\mu F$ , low equivalent series inductance (ESL) capacitor. This pin may be driven with an external 1.2V reference voltage. This pin should not be used to source or sink current.
29	LVDS_Bias	AGND	LVDS Driver Bias Resistor is applied from this pin to Analog Ground. The nominal value is $3.6 \text{K}\Omega$
DIGITAL I/O			
18	CLK	V <sub>A</sub>	The clock input pin. The analog inputs are sampled on the rising edge of the clock input.
28	Reset_DLL	AGND	Reset_DLL input. This pin is normally low. If the input clock frequency is changed abruptly, the internal timing circuits may become unlocked. Cycle this pin high for 1 microsecond to re-lock the DLL. The DLL will lock in several microseconds after Reset_DLL is asserted.

Copyright © 2006–2013, Texas Instruments Incorporated



## Pin Descriptions and Equivalent Circuits (continued)

Pin No.	Symbol	Equivalent Circuit	Description
19	OF/DCS	VA AGND	This is a four-state pin controlling the input clock mode and output data format. $ \text{OF/DCS} = V_A, \text{ output data format is 2's complement without duty cycle stabilization applied to the input clock } \text{OF/DCS} = \text{AGND}, \text{ output data format is offset binary, without duty cycle stabilization applied to the input clock. } \text{OF/DCS} = (2/3)^*V_A, \text{ output data is 2's complement with duty cycle stabilization applied to the input clock } \text{OF/DCS} = (1/3)^*V_A, \text{ output data is offset binary with duty cycle stabilization applied to the input clock. } \text{Note: This signal has no effect when SPI_EN is high and the SPI interface is enabled.} $
57 20	PD_A PD_B		This is a two-state input controlling Power Down. $PD = V_A$ , Power Down is enabled and power dissipation is reduced. PD = AGND, Normal operation. Note: This signal has no effect when SPI_EN is high and the SPI interface is enabled.
27	TEST	V <sub>A</sub>	Test Mode. When this signal is asserted high, a fixed test pattern (101001100011 msb->lsb) is sourced at the data outputs. With this signal deasserted low, the device is in normal operation mode.  Note: This signal has no effect when SPI_EN is high and the SPI interface is enabled.
47	WAM	AGND	Word Alignment Mode. In single-lane mode this pin must be set to logic-0. In dual-lane mode only, when this signal is at logic-0 the serial data words are offset by half-word. With this signal at logic-1 the serial data words are aligned with each other. Note: This signal has no effect when SPI_EN is high and the SPI interface is enabled.
48	DLC		Dual-Lane Configuration. The dual-lane mode is selected when this signal is at logic-0. With this signal at logic-1, all data is sourced on a single lane (SD1_x) for each channel.  Note: This signal has no effect when SPI_EN is high and the SPI interface is enabled.
45 44	OUTCLK+ OUTCLK-	V <sub>DR</sub>	Serial Clock. This pair of differential LVDS signals provides the serial clock that is synchronous with the Serial Data outputs. A bit of serial data is provided on each of the active serial data outputs with each falling and rising edge of this clock. This differential output is always enabled while the device is powered up. In power-down mode this output is held in logic-low state. A 100-ohm termination resistor must always be used between this pair of signals at the far end of the transmission line.
43 42	FRAME+ FRAME-	DRGND	Serial Data Frame. This pair of differential LVDS signals transitions at the serial data word boundaries. The SD1_A+/- and SD1_B+/- output words always begin with the rising edge of the Frame signal. The falling edge of the Frame signal defines the start of the serial data word presented on the SD0_A+/- and SD0_B+/- signal pairs in the Dual-Lane mode. This differential output is always enabled while the device is powered up. In power-down mode this output is held in logic-low state. A 100-ohm termination resistor must always be used between this pair of signals at the far end of the transmission line.

Submit Documentation Feedback



## Pin Descriptions and Equivalent Circuits (continued)

Pin No.	Symbol	Equivalent Circuit	Description
38 37	SD1_A+ SD1_A-		Serial Data Output 1 for Channel A. This is a differential LVDS pair of signals that carries channel A ADC's output in serialized form. The serial data is provided synchronous with the OUTCLK output. In Single-Lane mode each sample's output is provided in succession. In Dual-Lane mode every other sample output is provided on this output. This differential output is always enabled while the device is powered up. In power-down mode this output holds the last logic state. A 100-ohm termination resistor must always be used between this pair of signals at the far end of the transmission line.
34 33	SD1_B+ SD1_B-	V <sub>DR</sub>	Serial Data Output 1 for Channel B. This is a differential LVDS pair of signals that carries channel B ADC's output in serialized form. The serial data is provided synchronous with the OUTCLK output. In Single-Lane mode each sample's output is provided in succession. In Dual-Lane mode every other sample output is provided on this output. This differential output is always enabled while the device is powered up. In power-down mode this output holds the last logic state. A 100-ohm termination resistor must always be used between this pair of signals at the far end of the transmission line.
36 35	SD0_A+ SD0_A-	+ J DRGND	Serial Data Output 0 for Channel A. This is a differential LVDS pair of signals that carries channel A ADC's alternating samples' output in serialized form in Dual-Lane mode. The serial data is provided synchronous with the OUTCLK output. In Single-Lane mode this differential output is held in high impedance state. This differential output is always enabled while the device is powered up. In power-down mode this output holds the last logic state. A 100-ohm termination resistor must always be used between this pair of signals at the far end of the transmission line.
32 31	SD0_B+ SD0_B-		Serial Data Output 0 for Channel B. This is a differential LVDS pair of signals that carries channel B ADC's alternating samples' output in serialized form in Dual-Lane mode. The serial data is provided synchronous with the OUTCLK output. In Single-Lane mode this differential output is held in high impedance state. This differential output is always enabled while the device is powered up. In power-down mode this output holds the last logic state. A 100-ohm termination resistor must always be used between this pair of signals at the far end of the transmission line.
56	SPI_EN	V <sub>A</sub>	SPI Enable: The SPI interface is enabled when this signal is asserted high. In this case the direct control pins have no effect. When this signal is deasserted, the SPI interface is disabled and the direct control pins are enabled.
55	SCSb		Serial Chip Select: While this signal is asserted SCLK is used to accept serial data present on the SDI input and to source serial data on the SDO output. When this signal is deasserted, the SDI input is ignored and the SDO output is in tri-state mode.
52	SCLK	↑ 🕈 🕌	Serial Clock: Serial data are shifted into and out of the device synchronous with this clock signal.
54	SDI	AGND	Serial Data-In: Serial data are shifted into the device on this pin while SCSb signal is asserted.
53	SDO	V <sub>DR</sub> V <sub>A</sub>	Serial Data-Out: Serial data are shifted out of the device on this pin while SCSb signal is asserted. This output is in tri-state mode when SCSb is deasserted.
46 30	ORA ORB		Overrange. These CMOS outputs are asserted logic-high when their respective channel's data output is out-of-range in either high or low direction.
24	DLL_Lock	DRGND DGND	DLL_Lock Output. When the internal DLL is locked to the input CLK, this pin outputs a logic high. If the input CLK is changed abruptly, the internal DLL may become unlocked and this pin will output a logic low. Cycle Reset_DLL (pin 28) to re-lock the DLL to the input CLK.

Copyright © 2006–2013, Texas Instruments Incorporated



### Pin Descriptions and Equivalent Circuits (continued)

Pin No.	Symbol	Equivalent Circuit	Description
8, 16, 17, 58, 60	V <sub>A</sub>		Positive analog supply pins. These pins should be connected to a quiet source and be bypassed to AGND with 0.1 µF capacitors located close to the power pins.
1, 4, 12, 15, Exposed Pad	AGND		The ground return for the analog supply.
DIGITAL POW	'ER		
26, 40, 50	$V_{DR}$		Positive driver supply pin for the output drivers. This pin should be connected to a quiet voltage source and be bypassed to DRGND with a 0.1 µF capacitor located close to the power pin.
25, 39, 51	DRGND		The ground return for the digital output driver supply. This pins should be connected to the system digital ground, but not be connected in close proximity to the ADC's AGND pins.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## Absolute Maximum Ratings (1)(2)(3)

A COOLATO MAXIMANI MANI	90	
Supply Voltage (V <sub>A</sub> , V <sub>DR</sub> )		-0.3V to 4.2V
Voltage on Any Pin (Not to exceed	4.2V)	-0.3V to (V <sub>A</sub> +0.3V)
Input Current at Any Pin other than	Supply Pins <sup>(4)</sup>	±5 mA
Package Input Current <sup>(4)</sup>		±50 mA
Max Junction Temp (T <sub>J</sub> )		+150°C
Thermal Resistance (θ <sub>JA</sub> )		30°C/W
ESD Rating	Human Body Model (5)	2500V
	Machine Model (5)	250V
Storage Temperature		−65°C to +150°C
Soldering process must comply with	th Reflow Temperature Profile specifications. Refer to www	v.ti.com/packaging. <sup>(6)</sup>

- (1) All voltages are measured with respect to GND = AGND = DRGND = 0V, unless otherwise specified.
- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is ensured to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating Ratings is not recommended.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (4) When the input voltage at any pin exceeds the power supplies (that is, V<sub>IN</sub> < AGND, or V<sub>IN</sub> > V<sub>A</sub>), the current at that pin should be limited to ±5 mA. The ±50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of ±5 mA to 10.
- (5) Human Body Model is 100 pF discharged through a 1.5 k $\Omega$  resistor. Machine Model is 220 pF discharged through 0  $\Omega$
- (6) Reflow temperature profiles are different for lead-free and non-lead-free packages.

## Operating Ratings<sup>(1)(2)</sup>

Operating Temperature		-40°C ≤ T <sub>A</sub> ≤ +85°C
Supply Voltage (V <sub>A</sub> =V <sub>DR</sub> )		+2.7V to +3.6V
Clock Duty Cycle	(DCS Enabled)	30/70 %
	(DCS Disabled)	45/55 %
V <sub>CM</sub>		1.4V to 1.6V
AGND-DRGND		≤100mV

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is ensured to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating Ratings is not recommended.
- (2) All voltages are measured with respect to GND = AGND = DRGND = 0V, unless otherwise specified.

Submit Documentation Feedback



#### **Converter Electrical Characteristics**

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V,  $V_A$  = +3.3V,  $V_{DR}$  = +3.0V, Internal  $V_{REF}$  = +1.2V,  $f_{CLK}$  = 105 MHz,  $V_{CM}$  =  $V_{CMO}$ ,  $C_L$  = 5 pF/pin. Typical values are for  $T_A$  = 25°C. **Boldface limits apply for T\_{MIN} \le T\_A \le T\_{MAX}.** All other limits apply for  $T_A$  = 25°C $^{(1)}(2)$ 

	Parameter	Test Co	nditions	Typical <sup>(3)</sup>	Limits	Units (Limits)
STATIC C	CONVERTER CHARACTERISTICS	1			1	
	Resolution with No Missing Codes				12	Bits (min)
INII	Internal New Linearity			.0.5	2	LSB (max)
INL	Integral Non Linearity			±0.5	-2	LSB (min)
DNII	Differential New Linearity			.0.0	8.0	LSB (max)
DNL	Differential Non Linearity			±0.3	-0.8	LSB (min)
PGE	Positive Gain Error			0.15	±1	%FS (max)
NGE	Negative Gain Error			0.07	±1	%FS (max)
TC PGE	Positive Gain Error Tempco	-40°C ≤ T <sub>A</sub> ≤ +85°C				ppm/°C
TC NGE	Negative Gain Error Tempco	-40°C ≤ T <sub>A</sub> ≤ +85°C				ppm/°C
V <sub>OFF</sub>	Offset Error			0.03	±0.55	%FS (max)
TC V <sub>OFF</sub>	Offset ErrorTempco	-40°C ≤ T <sub>A</sub> ≤ +85°C				ppm/°C
	Under Range Output Code			0	0	
	Over Range Output Code			4095	4095	
REFERE	NCE AND ANALOG INPUT CHARACTER	ISTICS			,	
V <sub>CMO</sub>	Common Mode Output Voltage			1.5	1.4 1.6	V (min) V (max)
V <sub>CM</sub>	Analog Input Common Mode Voltage			1.5	1.4 1.6	V (min) V (max)
^	V <sub>IN</sub> Input Capacitance (each pin to	$V_{IN} = 1.5 \text{ Vdc} \pm 0.5$	(CLK LOW)	8.5		pF
C <sub>IN</sub>	GND) <sup>(4)</sup>	V	(CLK HIGH)	3.5		pF
V <sub>REF</sub>	Internal Reference Voltage			1.18	1.17 1.21	V (min) V (max)
TC V <sub>REF</sub>	Internal Reference Voltage Tempco	-40°C ≤ T <sub>A</sub> ≤ +85°C		18		ppm/°C
V <sub>RP</sub>	Internal Reference Top			2.0		V
V <sub>RN</sub>	Internal Reference Bottom			1.0		V
	Internal Reference Accuracy	(V <sub>RP</sub> -V <sub>RN</sub> )		0.97	0.89 1.06	V (min) V (max)
EXT V <sub>REF</sub>	External Reference Voltage			1.2	1.176 1.224	V (min) V (max)

<sup>(1)</sup> The inputs are protected as shown below. Input voltage magnitudes above V<sub>A</sub> or below GND will not damage this device, provided current is limited per Note 4 of the Absolute Maximum Ratings Table. However, errors in the A/D conversion can occur if the input goes above 2.6V or below GND as described in the Operating Ratings section. See Figure 2.

<sup>(2)</sup> With a full scale differential input of  $2V_{P\text{-}P}$  , the 12-bit LSB is 488  $\mu V.$ 

<sup>(3)</sup> Typical figures are at T<sub>A</sub> = 25°C and represent most likely parametric norms at the time of product characterization. The typical specifications are not ensured.

<sup>(4)</sup> The input capacitance is the sum of the package/pin capacitance and the sample and hold circuit capacitance.



## **Dynamic Converter Electrical Characteristics**

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V,  $V_A$  = +3.3V,  $V_{DR}$  = +3.0V, Internal  $V_{REF}$  = +1.2V,  $f_{CLK}$  = 105 MHz,  $V_{CM}$  =  $V_{CMO}$ ,  $C_L$  = 5 pF/pin, . Typical values are for  $T_A$  = 25°C. **Boldface limits apply for T\_{MIN} \le T\_A**  $\le T_{MAX}$ . All other limits apply for  $T_A$  = 25°C $^{(1)(2)}$ 

	Parameter	Test Conditions	Typical <sup>(3)</sup>	Limits	Units (Limits) <sup>(4)</sup>
DYNAMI	C CONVERTER CHARACTERISTICS, A <sub>IN</sub>	-1dBFS			
FPBW	Full Power Bandwidth	-1 dBFS Input, -3 dB Corner	1.0		GHz
		f <sub>IN</sub> = 10 MHz	71		dBFS
SNR	Signal-to-Noise Ratio	f <sub>IN</sub> = 70 MHz	70		dBFS
		f <sub>IN</sub> = 240 MHz	68.5	67.4	dBFS
		f <sub>IN</sub> = 10 MHz	88		dBFS
SFDR	Spurious Free Dynamic Range	f <sub>IN</sub> = 70 MHz	85		dBFS
		f <sub>IN</sub> = 240 MHz	83	76.5	dBFS
		f <sub>IN</sub> = 10 MHz	11.5		Bits
ENOB	Effective Number of Bits	f <sub>IN</sub> = 70 MHz	11.3		Bits
		f <sub>IN</sub> = 240 MHz	11	10.7	Bits
		f <sub>IN</sub> = 10 MHz	-86		dBFS
THD	Total Harmonic Disortion	f <sub>IN</sub> = 70 MHz	-85		dBFS
		f <sub>IN</sub> = 240 MHz	-80	-74	dBFS
		f <sub>IN</sub> = 10 MHz	-90		dBFS
H2	Second Harmonic Distortion	f <sub>IN</sub> = 70 MHz	-88		dBFS
		f <sub>IN</sub> = 240 MHz	-83	-76.5	dBFS
		f <sub>IN</sub> = 10 MHz	-88		dBFS
НЗ	Third Harmonic Distortion	f <sub>IN</sub> = 70 MHz	-85		dBFS
		f <sub>IN</sub> = 240 MHz	-83	-76.5	dBFS
		f <sub>IN</sub> = 10 MHz	70.8		dBFS
SINAD	Signal-to-Noise and Distortion Ratio	f <sub>IN</sub> = 70 MHz	69.9		dBFS
		f <sub>IN</sub> = 240 MHz	68.2	66.5	dBFS
IMD	Intermodulation Distortion	f <sub>IN</sub> = 19.5 and 20.5 MHz, each -7dBFS	-82		dBFS

<sup>(1)</sup> The inputs are protected as shown below. Input voltage magnitudes above V<sub>A</sub> or below GND will not damage this device, provided current is limited per Note 4 of the Absolute Maximum Ratings Table. However, errors in the A/D conversion can occur if the input goes above 2.6V or below GND as described in the Operating Ratings section. See Figure 2.

Submit Documentation Feedback

<sup>(2)</sup> With a full scale differential input of  $2V_{P-P}$ , the  $1\dot{2}$ -bit LSB is  $488~\mu V$ .

<sup>(3)</sup> Typical figures are at T<sub>A</sub> = 25°C and represent most likely parametric norms at the time of product characterization. The typical specifications are not ensured.

<sup>(4)</sup> This parameter is specified in units of dBFS - indicating the value that would be attained with a full-scale input signal.



## **Logic and Power Supply Electrical Characteristics**

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V,  $V_A$  = +3.3V,  $V_{DR}$  = +3.0V, Internal  $V_{REF}$  = +1.2V,  $f_{CLK}$  = 105 MHz,  $V_{CM}$  =  $V_{CMO}$ ,  $C_L$  = 5 pF/pin. Typical values are for  $T_A$  = 25°C. **Boldface limits apply for T\_{MIN} \le T\_A \le T\_{MAX}.** All other limits apply for  $T_A$  = 25°C $^{(1)}(2)$ 

	Parameter	Test Conditions	Typical <sup>(3)</sup>	Limits	Units (Limits)
DIGITAL	INPUT CHARACTERISTICS (CLK, PD_A	A,PD_B,SCSb,SPI_EN,SCLK,SDI,TEST,V	VAM,DLC)		1
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sub>D</sub> = 3.6V		2.0	V (min)
V <sub>IN(0)</sub>	Logical "0" Input Voltage	$V_D = 3.0V$		0.8	V (max)
I <sub>IN(1)</sub>	Logical "1" Input Current	V <sub>IN</sub> = 3.3V	10		μΑ
I <sub>IN(0)</sub>	Logical "0" Input Current	V <sub>IN</sub> = 0V	-10		μΑ
C <sub>IN</sub>	Digital Input Capacitance		5		pF
DIGITAL	<b>OUTPUT CHARACTERISTICS (ORA,OF</b>	RB,SDO,DLL_Lock)			
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	I <sub>OUT</sub> = −0.5 mA		1.2	V (min)
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	I <sub>OUT</sub> = 1.6 mA		0.4	V (max)
+I <sub>SC</sub>	Output Short Circuit Source Current	V <sub>OUT</sub> = 0V	-10		mA
-I <sub>SC</sub>	Output Short Circuit Sink Current	$V_{OUT} = V_{DR}$	10		mA
C <sub>OUT</sub>	Digital Output Capacitance		5		pF
POWER	SUPPLY CHARACTERISTICS	·			•
I <sub>A</sub>	Analog Supply Current	Full Operation	240	270	mA (max)
DR	Digital Output Supply Current	Full Operation	70	80	mA
	Power Consumption		1000	1130	mW (max)
	Power Down Power Consumption	Clock disabled	33		mW

<sup>(1)</sup> The inputs are protected as shown below. Input voltage magnitudes above V<sub>A</sub> or below GND will not damage this device, provided current is limited per Note 4 of the Absolute Maximum Ratings Table. However, errors in the A/D conversion can occur if the input goes above 2.6V or below GND as described in the Operating Ratings section. See Figure 2.

<sup>(2)</sup> With a full scale differential input of  $2V_{P-P}$ , the 12-bit LSB is 488  $\mu$ V.

<sup>(3)</sup> Typical figures are at T<sub>A</sub> = 25°C and represent most likely parametric norms at the time of product characterization. The typical specifications are not ensured.



## **Timing and AC Characteristics**

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V,  $V_A$  = +3.3V,  $V_{DR}$  = +3.0V, Internal  $V_{REF}$  = +1.2V,  $f_{CLK}$  = 105 MHz,  $V_{CM}$  =  $V_{CMO}$ ,  $C_L$  = 5 pF/pin. Typical values are for  $T_A$  = 25°C. Timing measurements are taken at 50% of the signal amplitude. **Boldface limits apply for T\_{MIN} \le T\_A \le T\_{MAX}.** All other limits apply for  $T_A$  = 25°C $^{(1)}$ (2)

	Parameter	Test Conditions	Typical <sup>(3)</sup>	Limits	Units (Limits)
	Maximum Clock Frequency	In Single-Lane Mode In Dual-Lane Mode		65 105	MHz (max)
	Minimum Clock Frequency	In Single-Lane Mode In Dual-Lane Mode		25 52.5	MHz (min)
t <sub>CONV</sub>	Conversion Latency	Single-Lane Mode Dual-Lane, Offset Mode Dual-Lane, Word Aligned Mode		7.5 8 9	Clock Cycles
t <sub>AD</sub>	Aperture Delay		0.6		ns
$t_{AJ}$	Aperture Jitter		0.1		ps rms

<sup>(1)</sup> The inputs are protected as shown below. Input voltage magnitudes above V<sub>A</sub> or below GND will not damage this device, provided current is limited per Note 4 of the Absolute Maximum Ratings Table. However, errors in the A/D conversion can occur if the input goes above 2.6V or below GND as described in the Operating Ratings section. See Figure 2.

## **Serial Control Interface Timing and AC Characteristics**

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V,  $V_A$  = 3.3V,  $V_{DR}$  = +3.0V, Internal  $V_{REF}$  = +1.2V,  $f_{CLK}$  = 105 MHz,  $V_{CM}$  =  $V_{CMO}$ ,  $C_L$  = 5 pF/pin. Typical values are for  $T_A$  = 25°C. Timing measurements are taken at 50% of the signal amplitude. **Boldface limits apply for T\_{MIN} \le T\_A \le T\_{MAX}.** All other limits apply for  $T_A$  = 25°C<sup>(1)(2)</sup>

	Parameter	Test Conditions	Typical <sup>(3)</sup>	Limits	Units (Limits)
f <sub>SCLK</sub>	Serial Clock Frequency	$f_{SCLK} = f_{CLK}/10$		10.5	MHz (max)
t <sub>PH</sub>	SCLK Pulse Width - High	% of SCLK Period		40 60	% (min) % (max)
t <sub>PL</sub>	SCLK Pulse Width - Low	% of SCLK Period		40 60	% (min) % (max)
t <sub>SU</sub>	SDI Setup Time			5	ps (min)
t <sub>H</sub>	SDI Hold Time			5	ns (min)
t <sub>ODZ</sub>	SDO Driven-to-Tri-State Time		40	50	ns (max)
t <sub>OZD</sub>	SDO Tri-State-to-Driven Time		15	20	ns (max)
t <sub>OD</sub>	SDO Output Delay Time		15	20	ns (max)
t <sub>CSS</sub>	SCSb Setup Time		5	10	ns (min)
t <sub>CSH</sub>	SCSb Hold Time		5	10	ns (min)
t <sub>IAG</sub>	Inter-Access Gap	Minimum time SCSb must be deasserted between accesses	3		Cycles of SCLK

<sup>(1)</sup> The inputs are protected as shown below. Input voltage magnitudes above V<sub>A</sub> or below GND will not damage this device, provided current is limited per Note 4 of the Absolute Maximum Ratings Table. However, errors in the A/D conversion can occur if the input goes above 2.6V or below GND as described in the Operating Ratings section. See Figure 2.

Submit Documentation Feedback

<sup>(2)</sup> With a full scale differential input of  $2V_{P-P}$ , the 12-bit LSB is 488  $\mu$ V.

<sup>(3)</sup> Typical figures are at T<sub>A</sub> = 25°C and represent most likely parametric norms at the time of product characterization. The typical specifications are not ensured.

<sup>(2)</sup> With a full scale differential input of  $2V_{P-P}$ , the 12-bit LSB is 488  $\mu$ V.

<sup>(3)</sup> Typical figures are at T<sub>A</sub> = 25°C and represent most likely parametric norms at the time of product characterization. The typical specifications are not ensured.



## **LVDS Electrical Characteristics**

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V,  $V_A$  = +3.3V,  $V_{DR}$  = +3.0V, Internal  $V_{REF}$  = +1.2V,  $f_{CLK}$  = 105 MHz,  $V_{CM}$  =  $V_{CMO}$ ,  $C_L$  = 5 pF/pin. Typical values are for  $T_A$  = 25°C. Timing measurements are taken at 50% of the signal amplitude. **Boldface limits apply for T\_{MIN} \le T\_A \le T\_{MAX}.** All other limits apply for  $T_A$  = 25°C $^{(1)}$ (2)

	Parameter	Test Conditions	Typical <sup>(3)</sup>	Limits	Units (Limits)
LVDS DC	CHARACTERISTICS				1
V <sub>OD</sub>	Output Differential Voltage (SDO+) - (SDO-)	$R_L = 100\Omega$	350	250 450	mV (min) mV (max)
delta V <sub>OD</sub>	Output Differential Voltage Unbalance	$R_L = 100\Omega$		±25	mV (max)
Vos	Offset Voltage	$R_L = 100\Omega$	1.25	1.125 1.375	V (min) V (max)
delta V <sub>OS</sub>	Offset Voltage Unbalance	$R_L = 100\Omega$		±25	mV (max)
IOS	Output Short Circuit Current	DO = 0V, V <sub>IN</sub> = 1.1V,	-10		mA (max)
LVDS OU	TPUT TIMING AND SWITCHING CHARAC	CTERISTICS			
t <sub>DP</sub>	Output Data Bit Period	Dual-Lane Mode	1.59		ns
t <sub>HO</sub>	Output Data Edge to Output Clock Edge Hold Time <sup>(4)</sup>	Dual-Lane Mode	750	450	ps
t <sub>SUO</sub>	Output Data Edge to Output Clock Edge Set-Up Time <sup>(4)</sup>	Dual-Lane Mode	800	500	ps
t <sub>FP</sub>	Frame Period	Dual-Lane Mode	19.05		ns
t <sub>FDC</sub>	Frame Clock Duty Cycle (4)		50	45 55	% (min) % (max)
t <sub>DFS</sub>	Data Edge to Frame Edge Skew	50% to 50%	15		ps
t <sub>ODOR</sub>	Output Delay of OR output	From rising edge of CLK to ORA/ORB valid	4		ns

<sup>(1)</sup> The inputs are protected as shown below. Input voltage magnitudes above V<sub>A</sub> or below GND will not damage this device, provided current is limited per Note 4 of the Absolute Maximum Ratings Table. However, errors in the A/D conversion can occur if the input goes above 2.6V or below GND as described in the Operating Ratings section. See Figure 2.

- (2) With a full scale differential input of  $2V_{P-P}$ , the 12-bit LSB is 488  $\mu$ V.
- (3) Typical figures are at T<sub>A</sub> = 25°C and represent most likely parametric norms at the time of product characterization. The typical specifications are not ensured.
- (4) This parameter is specified by design and/or characterization and is not tested in production.




Figure 2.

Copyright © 2006–2013, Texas Instruments Incorporated

(1)



### **Specification Definitions**

**APERTURE DELAY** is the time after the falling edge of the clock to when the input signal is acquired or held for conversion.

**APERTURE JITTER (APERTURE UNCERTAINTY)** is the variation in aperture delay from sample to sample. Aperture jitter manifests itself as noise in the output.

**CLOCK DUTY CYCLE** is the ratio of the time during one cycle that a repetitive digital waveform is high to the total time of one period. The specification here refers to the ADC clock input signal.

COMMON MODE VOLTAGE (V<sub>CM</sub>) is the common DC voltage applied to both input terminals of the ADC.

**CONVERSION LATENCY** is the number of clock cycles between initiation of conversion and when that data is presented to the output driver stage. Data for any given sample is available at the output pins the Pipeline Delay plus the Output Delay after the sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay.

**CROSSTALK** is coupling of energy from one channel into the other channel.

**DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB.

**EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is another method of specifying Signal-to-Noise and Distortion Ratio or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

**FULL POWER BANDWIDTH** is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.


**GAIN ERROR** is the deviation from the ideal slope of the transfer function. It can be calculated as:

It can also be expressed as Positive Gain Error and Negative Gain Error, which are calculated as:

**INTEGRAL NON LINEARITY (INL)** is a measure of the deviation of each individual code from a best fit straight line. The deviation of any given code from this straight line is measured from the center of that code value.

**INTERMODULATION DISTORTION (IMD)** is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the intermodulation products to the total power in the original frequencies. IMD is usually expressed in dBFS.

**LSB (LEAST SIGNIFICANT BIT)** is the bit that has the smallest value or weight of all bits. This value is  $V_{FS}/2^n$ , where " $V_{FS}$ " is the full scale input voltage and "n" is the ADC resolution in bits.



**LVDS Differential Output Voltage (V\_{OD})** is the absolute value of the difference between the differential output pair voltages ( $V_D$ + and  $V_D$ -), each measured with respect to ground.

**MISSING CODES** are those output codes that will never appear at the ADC outputs. The ADC is specified not to have any missing codes.

MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.

**NEGATIVE FULL SCALE ERROR** is the difference between the actual first code transition and its ideal value of ½ LSB above negative full scale.

**OFFSET ERROR** is the difference between the two input voltages  $[(V_{IN}+) - (V_{IN}-)]$  required to cause a transition from code 2047 to 2048.

Product Folder Links: ADC12DS105

Submit Documentation Feedback



**OUTPUT DELAY** is the time delay after the falling edge of the clock before the data update is presented at the output pins.

PIPELINE DELAY (LATENCY) See CONVERSION LATENCY.

**POSITIVE FULL SCALE ERROR** is the difference between the actual last code transition and its ideal value of 1½ LSB below positive full scale.

**POWER SUPPLY REJECTION RATIO (PSRR)** is a measure of how well the ADC rejects a change in the power supply voltage. PSRR is the ratio of the Full-Scale output of the ADC with the supply at the minimum DC supply limit to the Full-Scale output of the ADC with the supply at the maximum DC supply limit, expressed in dB.

**SIGNAL TO NOISE RATIO (SNR)** is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or DC.

**SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD)** Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

**SPURIOUS FREE DYNAMIC RANGE (SFDR)** is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input.

**TOTAL HARMONIC DISTORTION (THD)** is the ratio, expressed in dB, of the rms total of the first six harmonic levels at the output to the level of the fundamental at the output. THD is calculated as

THD = 20 x log 
$$\sqrt{\frac{f_2^2 + \dots + f_7^2}{f_1^2}}$$
 (3)

where  $f_1$  is the RMS power of the fundamental (output) frequency and  $f_2$  through  $f_7$  are the RMS power of the first six harmonic frequencies in the output spectrum.

**SECOND HARMONIC DISTORTION (2ND HARM)** is the difference expressed in dB, between the RMS power in the input frequency at the output and the power in its 2nd harmonic level at the output.

**THIRD HARMONIC DISTORTION (3RD HARM)** is the difference, expressed in dB, between the RMS power in the input frequency at the output and the power in its 3rd harmonic level at the output.



## **Timing Diagrams**




Figure 3. Serial Output Data Timing




Figure 4. Serial Output Data Format in Single-Lane Mode







Figure 5. Serial Output Data Format in Dual-Lane Mode




### **Transfer Characteristic**




## Figure 6. Transfer Characteristic

## **Typical Performance Characteristics DNL, INL**

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V,  $V_A = +3.3V$ ,  $V_{DR} = +3.0V$ , Internal  $V_{REF} = +3.0V$ ,  $V_{DR} = +3.0V$ = +1.2V,  $f_{CLK}$  = 105 MHz, 50% Duty Cycle, DCS disabled,  $V_{CM}$  =  $V_{CMO}$ ,  $T_A$  = 25°C.











## **Typical Performance Characteristics**


Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V,  $V_A$  = +3.3V,  $V_{DR}$  = +3.0V, Internal  $V_{REF}$  = +1.2V,  $f_{CLK}$  = 105 MHz, 50% Duty Cycle, DCS disabled,  $V_{CM}$  =  $V_{CMO}$ ,  $f_{IN}$  = 10 MHz,  $T_A$  = 25°C.


















## **Typical Performance Characteristics (continued)**

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V,  $V_A$  = +3.3V,  $V_{DR}$  = +3.0V, Internal  $V_{REF}$  = +1.2V,  $f_{CLK}$  = 105 MHz, 50% Duty Cycle, DCS disabled,  $V_{CM}$  =  $V_{CMO}$ ,  $f_{IN}$  = 10 MHz,  $T_A$  = 25°C.











Figure 16.





#### FUNCTIONAL DESCRIPTION

Operating on a single +3.3V supply, the ADC12DS105 digitizes two differential analog input signals to 12 bits, using a differential pipelined architecture with error correction circuitry and an on-chip sample-and-hold circuit to ensure maximum performance. The user has the choice of using an internal 1.2V stable reference, or using an external 1.2V reference. Any external reference is buffered on-chip to ease the task of driving that pin. Duty cycle stabilization and output data format are selectable using the quad state function OF/DCS pin (pin 19). The output data can be set for offset binary or two's complement.

## **Applications Information**

#### **OPERATING CONDITIONS**

We recommend that the following conditions be observed for operation of the ADC12DS105:

$$2.7V \le V_A \le 3.6V$$
  
 $2.7V \le V_{DR} \le V_A$   
 $25 \text{ MHz} \le f_{CLK} \le 105 \text{ MHz}$   
 $1.2V \text{ internal reference}$   
 $V_{REF} = 1.2V \text{ (for an external reference)}$   
 $V_{CM} = 1.5V \text{ (from } V_{CMO)}$ 

#### **ANALOG INPUTS**

#### Signal Inputs

#### **Differential Analog Input Pins**

The ADC12DS105 has a pair of analog signal input pins for each of two channels.  $V_{IN}$ + and  $V_{IN}$ - form a differential input pair. The input signal,  $V_{IN}$ , is defined as

$$V_{IN} = (V_{IN} +) - (V_{IN} -) \tag{4}$$

Figure 19 shows the expected input signal range. Note that the common mode input voltage,  $V_{CM}$ , should be 1.5V. Using  $V_{CMO}$  (pins 7,9) for  $V_{CM}$  will ensure the proper input common mode level for the analog input signal. The positive peaks of the individual input signals should each never exceed 2.6V. Each analog input pin of the differential pair should have a maximum peak-to-peak voltage of 1V, be 180° out of phase with each other and be centered around  $V_{CM}$ . The peak-to-peak voltage swing at each analog input pin should not exceed the 1V or the output data will be clipped.




Figure 19. Expected Input Signal Range

For single frequency sine waves the full scale error in LSB can be described as approximately

$$E_{FS} = 4096 (1 - \sin(90^{\circ} + \text{dev}))$$
 (5)

Downloaded from Arrow.com.



Where dev is the angular difference in degrees between the two signals having a 180° relative phase relationship to each other (see Figure 20). For single frequency inputs, angular errors result in a reduction of the effective full scale input. For complex waveforms, however, angular errors will result in distortion.




Figure 20. Angular Errors Between the Two Input Signals Will Reduce the Output Level or Cause Distortion

It is recommended to drive the analog inputs with a source impedance less than  $100\Omega$ . Matching the source impedance for the differential inputs will improve even ordered harmonic performance (particularly second harmonic).

Table 1 indicates the input to output relationship of the ADC12DS105.

**Table 1. Input to Output Relationship** 

V <sub>IN</sub> ⁺	V <sub>IN</sub> -	Binary Output	2's Complement Output	
V <sub>CM</sub> - V <sub>REF</sub> /2	$V_{CM} + V_{REF}/2$	0000 0000 0000	1000 0000 0000	Negative Full-Scale
V <sub>CM</sub> - V <sub>REF</sub> /4	$V_{CM} + V_{REF}/4$	0100 0000 0000	1100 0000 0000	
$V_{CM}$	$V_{CM}$	1000 0000 0000	0000 0000 0000	Mid-Scale
V <sub>CM</sub> + V <sub>REF</sub> /4	$V_{CM} - V_{REF}/4$	1100 0000 0000	0100 0000 0000	
V <sub>CM</sub> + V <sub>REF</sub> /2	V <sub>CM</sub> - V <sub>REF</sub> /2	1111 1111 1111	0111 1111 1111	Positive Full-Scale

#### **Driving the Analog Inputs**

The  $V_{IN}^+$  and the  $V_{IN}^-$  inputs of the ADC12DS105 have an internal sample-and-hold circuit which consists of an analog switch followed by a switched-capacitor amplifier.

Figure 21 and Figure 22 show examples of single-ended to differential conversion circuits. The circuit in Figure 21 works well for input frequencies up to approximately 70MHz, while the circuit in Figure 22 works well above 70MHz.




Figure 21. Low Input Frequency Transformer Drive Circuit




Figure 22. High Input Frequency Transformer Drive Circuit

Submit Documentation Feedback



One short-coming of using a transformer to achieve the single-ended to differential conversion is that most RF transformers have poor low frequency performance. A differential amplifier can be used to drive the analog inputs for low frequency applications. The amplifier must be fast enough to settle from the charging glitches on the analog input resulting from the sample-and-hold operation before the clock goes high and the sample is passed to the ADC core.

#### **Input Common Mode Voltage**

The input common mode voltage,  $V_{CM}$ , should be in the range of 1.4V to 1.6V and be a value such that the peak excursions of the analog signal do not go more negative than ground or more positive than 2.6V. It is recommended to use  $V_{CMO}$  (pins 7,9) as the input common mode voltage.

#### Reference Pins

The ADC12DS105 is designed to operate with an internal or external 1.2V reference. The internal 1.2 Volt reference is the default condition when no external reference input is applied to the  $V_{REF}$  pin, then that voltage is used for the reference. The  $V_{REF}$  pin should always be bypassed to ground with a 0.1  $\mu$ F capacitor close to the reference input pin.

It is important that all grounds associated with the reference voltage and the analog input signal make connection to the ground plane at a single, quiet point to minimize the effects of noise currents in the ground path.

The Reference Bypass Pins ( $V_{RP}$ ,  $V_{CMO}$ , and  $V_{RN}$ ) for channels A and B are made available for bypass purposes. These pins should each be bypassed to AGND with a low ESL (equivalent series inductance) 1  $\mu$ F capacitor placed very close to the pin to minimize stray inductance. A 0.1  $\mu$ F capacitor should be placed between  $V_{RP}$  and  $V_{RN}$  as close to the pins as possible, and a 1  $\mu$ F capacitor should be placed in parallel. This configuration is shown in Figure 23. It is necessary to avoid reference oscillation, which could result in reduced SFDR and/or SNR.  $V_{CMO}$  may be loaded to 1mA for use as a temperature stable 1.5V reference. The remaining pins should not be loaded.

Smaller capacitor values than those specified will allow faster recovery from the power down mode, but may result in degraded noise performance. Loading any of these pins, other than  $V_{CMO}$  may result in performance degradation.

The nominal voltages for the reference bypass pins are as follows:

 $V_{CMO} = 1.5 \text{ V}$ 

 $V_{RP} = 2.0 \text{ V}$ 

 $V_{RN} = 1.0 \text{ V}$ 

## OF/DCS Pin

Duty cycle stabilization and output data format are selectable using this quad state function pin. When enabled, duty cycle stabilization can compensate for clock inputs with duty cycles ranging from 30% to 70% and generate a stable internal clock, improving the performance of the part. With OF/DCS =  $V_A$  the output data format is 2's complement and duty cycle stabilization is not used. With OF/DCS = AGND the output data format is offset binary and duty cycle stabilization is not used. With OF/DCS =  $(2/3)^*V_A$  the output data format is 2's complement and duty cycle stabilization is applied to the clock. If OF/DCS is  $(1/3)^*V_A$  the output data format is offset binary and duty cycle stabilization is applied to the clock. While the sense of this pin may be changed "on the fly," doing this is not recommended as the output data could be erroneous for a few clock cycles after this change is made.

Note: This signal has no effect when SPI EN is high and the serial control interface is enabled.

#### **DIGITAL INPUTS**

Digital CMOS compatible inputs consist of CLK, and PD\_A, PD\_B, Reset\_DLL, DLC, TEST, WAM, SPI\_EN, SCSb, SCLK, and SDI.



#### Clock Input

The CLK controls the timing of the sampling process. To achieve the optimum noise performance, the clock input should be driven with a stable, low jitter clock signal in the range indicated in the Electrical Table. The clock input signal should also have a short transition region. This can be achieved by passing a low-jitter sinusoidal clock source through a high speed buffer gate. The trace carrying the clock signal should be as short as possible and should not cross any other signal line, analog or digital, not even at 90°.

The clock signal also drives an internal state machine. If the clock is interrupted, or its frequency is too low, the charge on the internal capacitors can dissipate to the point where the accuracy of the output data will degrade. This is what limits the minimum sample rate.

The clock line should be terminated at its source in the characteristic impedance of that line. Take care to maintain a constant clock line impedance throughout the length of the line. Refer to Application Note SNLS035 for information on setting characteristic impedance.

It is highly desirable that the source driving the ADC clock pins only drive that pin. However, if that source is used to drive other devices, then each driven pin should be AC terminated with a series RC to ground, such that the resistor value is equal to the characteristic impedance of the clock line and the capacitor value is

$$C \ge \frac{4 \times t_{PD} \times L}{Z_{o}} \tag{6}$$

where  $t_{PD}$  is the signal propagation rate down the clock line, "L" is the line length and  $Z_O$  is the characteristic impedance of the clock line. This termination should be as close as possible to the ADC clock pin but beyond it as seen from the clock source. Typical  $t_{PD}$  is about 150 ps/inch (60 ps/cm) on FR-4 board material. The units of "L" and  $t_{PD}$  should be the same (inches or centimeters).

The duty cycle of the clock signal can affect the performance of the A/D Converter. Because achieving a precise duty cycle is difficult, the ADC12DS105 has a Duty Cycle Stabilizer.

## Power-Down (PD\_A and PD\_B)

The PD\_A and PD\_B pins, when high, hold the respective channel of the ADC12DS105 in a power-down mode to conserve power when that channel is not being used. The channels may be powered down individually or together. The data in the pipeline is corrupted while in the power down mode.

The Power Down Mode Exit Cycle time is determined by the value of the components on the reference bypass pins ( $V_{RP}$ ,  $V_{CMO}$  and  $V_{RN}$ ). These capacitors lose their charge in the Power Down mode and must be recharged by on-chip circuitry before conversions can be accurate. Smaller capacitor values allow slightly faster recovery from the power down mode, but can result in a reduction in SNR, SINAD and ENOB performance.

Note: This signal has no effect when SPI\_EN is high and the serial control interface is enabled.

## Reset DLL

This pin is normally low. If the input clock frequency is changed abruptly, the internal timing circuits may become unlocked. Cycle this pin high for 1 microsecond to re-lock the DLL. The DLL will lock in several microseconds after Reset\_DLL is asserted.

#### DLC

This pin sets the output data configuration. With this signal at logic-1, all data is sourced on a single lane (SD1\_x) for each channel. When this signal is at logic-0, the data is sourced on dual lanes (SD0\_x and SD1\_x) for each channel. This simplifies data capture at higher data rates.

Note: This signal has no effect when SPI\_EN is high and the SPI interface is enabled.

#### **TEST**

When this signal is asserted high, a fixed test pattern (101001100011 msb->lsb) is sourced at the data outputs. When low, the ADC is in normal operation. The user may specify a custom test pattern via the serial control interface.

Product Folder Links: ADC12DS105

Note: This signal has no effect when SPI\_EN is high and the SPI interface is enabled.

Submit Documentation Feedback

www.ti.com

#### **WAM**

In dual-lane mode only, when this signal is at logic-0 the serial data words are offset by half-word. With this signal at logic-1 the serial data words are aligned with each other. In single lane mode this pin must be set to logic-0.

Note: This signal has no effect when SPI\_EN is high and the SPI interface is enabled.

#### SPI EN

The SPI interface is enabled when this signal is asserted high. In this case the direct control pins (OF/DCS, PD\_A, PD\_B, DLC, WAM, TEST) have no effect. When this signal is deasserted, the SPI interface is disabled and the direct control pins are enabled.

### SCSb, SDI, SCLK

These pins are part of the SPI interface. See Serial Control Interface for more information.

#### **DIGITAL OUTPUTS**

Digital outputs consist of six LVDS signal pairs (SD0\_A, SD1\_A, SD0\_B, SD1\_B, OUTCLK, FRAME) and CMOS logic outputs ORA, ORB, DLL\_Lock, and SDO.

#### **LVDS Outputs**

The digital data for each channel is provided in a serial format. Two modes of operation are available for the serial data format. Single-lane serial format (shown in Figure 4) uses one set of differential data signals per channel. Dual-lane serial format (shown in Figure 5) uses two sets of differential data signals per channel in order to slow down the data and clock frequency by a factor of 2. At slower rates of operation (typically below 65 MSPS) the single-lane mode may be the most efficient to use. At higher rates the user may want to employ the dual-lane scheme. In either case DDR-type clocking is used. For each data channel, an overrange indication is also provided. The OR signal is updated with each frame of data.

#### ORA, ORB

These CMOS outputs are asserted logic-high when their respective channel's data output is out-of-range in either high or low direction.

#### **DLL Lock**

When the internal DLL is locked to the input CLK, this pin outputs a logic high. If the input CLK is changed abruptly, the internal DLL may become unlocked and this pin will output a logic low. Cycle Reset\_DLL to re-lock the DLL to the input CLK.

### **SDO**

This pin is part of the SPI interface. See Serial Control Interface for more information.






Figure 23. Application Circuit

#### **Serial Control Interface**

The ADC12DS105 has a serial interface that allows access to the control registers. The serial interface is a generic 4-wire synchronous interface that is compatible with SPI type interfaces that are used on many microcontrollers and DSP controllers.

The ADC's input clock must be running for the Serial Control Interface to operate. It is enabled when the SPI\_EN (pin 56) signal is asserted high. In this case the direct control pins (OF/DCS, PD\_A, PD\_B, DLC, WAM, TEST) have no effect. When this signal is deasserted, the SPI interface is disabled and the direct control pins are enabled.

Each serial interface access cycle is exactly 16 bits long. Figure 24 shows the access protocol used by this interface. Each signal's function is described below. The Read Timing is shown in Figure 25, while the Write Timing is shown in Figure 26

Submit Documentation Feedback






Figure 24. Serial Interface Protocol

**SCLK:** Used to register the input data (SDI) on the rising edge; and to source the output data (SDO) on the falling edge. User may disable clock and hold it in the low-state, as long as clock pulse-width min spec is not violated when clock is enabled or disabled.

**SCSb:** Serial Interface Chip Select. Each assertion starts a new register access - that is, the SDATA field protocol is required. The user is required to deassert this signal after the 16th clock. If the SCSb is deasserted before the 16th clock, no address or data write will occur. The rising edge captures the address just shifted-in and, in the case of a write operation, writes the addressed register. There is a minimum pulse-width requirement for the deasserted pulse - which is specified in the Electrical Specifications section.

SDI: Serial Data. Must observe setup/hold requirements with respect to the SCLK. Each cycle is 16-bits long.

R/Wb:	A value of '1' indicates a read operation, while a value of '0' indicates a write operation.
Reserved:	Reserved for future use. Must be set to 0.
ADDR:	Up to 3 registers can be addressed.
DATA:	In a write operation the value in this field will be written to the register addressed in this cycle when SCSb is deasserted. In a read operation this field is ignored.



**SDO:** This output is normally at TRI-STATE and is driven only when SCSb is asserted. Upon SCSb assertion, contents of the register addressed during the first byte are shifted out with the second 8 SCLK falling edges. Upon power-up, the default register address is 00h.




Figure 25. Read Timing




Figure 26. Write Timing

Table 2. Device Control Register, Address 0h

7	6	5	4	3	2	1	0
0	М	DLC	DCS	OF	WAM	PD_A	PD_B

Reset State :	08h						
Bits (7:6)	Operational Mode						
	0 0 Normal Operation.						
	0 1 Test Output mode. A fixed test pattern (1010011000111msb->lsb) is sourced at the data outputs.						
	1 0 Test Output mode. Data pattern defined by user in registers 01h and 02h is sourced at data outputs.						
	1 1 Reserved.						
Bit 5	Data Lane Configuration. When this bit is set to '0', the serial data interface is configured for dual-lane mode where the data words are output on two data outputs (SD1 and SD0) at half the rate of the single-lane interface. When this bit is set to '1', serial data is output on the SD1 output only and the SD0 outputs are held in a high-impedance state						
Bit 4	Duty Cycle Stabilizer. When this bit is set to '0' the DCS is off. When this bit is set to '1', the DCS is on.						
Bit 3	Output Data Format. When this bit is set to '1' the data output is in the "twos complement" form. When this bit is set to '0' the data output is in the "offset binary" form.						
Bit 2	Word Alignment Mode. This bit must be set to '0' in the single-lane mode of operation. In dual-lane mode, when this bit is set to '0' the serial data words are offset by half-word. This gives the least latency through the device. When this bit is set to '1' the serial data words are in word-aligned mode. In this mode the serial data on the SD1 lane is additionally delayed by one CLK cycle. (Refer to Figure 5).						
Bit 1	Power-Down Channel A. When this bit is set to '1', Channel A is in power-down state and Normal operation is suspended.						
Bit 0	Power-Down Channel B. When this bit is set to '1', Channel B is in power-down state and Normal operation is suspended.						

Submit Documentation Feedback



### Table 3. User Test Pattern Register 0, Address 1h

				-							
7	6	5	4	3	2	1	0				
Rese	erved		User Test Pattern (13:6)								

Reset State : 00h	
Bits (7:6)	Reserved. Must be set to '0'.
Bits (5:0)	User Test Pattern. Most-significant 6 bits of the 12-bit pattern that will be sourced out of the data outputs in Test Output Mode.

## Table 4. User Test Pattern Register 1, Address 2h

7	6	5	4 3		2	1	0	
	User Test Pattern (5:0)							

Reset State : 00h	
Bits (7:2)	User Test Pattern. Least-significant 6 bits of the 12-bit pattern that will be sourced out of the data outputs in Test Output Mode.
Bits (1:0)	Reserved. Must be set to '0'.

#### POWER SUPPLY CONSIDERATIONS

The power supply pins should be bypassed with a 0.1 µF capacitor and with a 100 pF ceramic chip capacitor close to each power pin. Leadless chip capacitors are preferred because they have low series inductance.

As is the case with all high-speed converters, the ADC12DS105 is sensitive to power supply noise. Accordingly, the noise on the analog supply pin should be kept below 100 mV<sub>P-P</sub>.

No pin should ever have a voltage on it that is in excess of the supply voltages, not even on a transient basis. Be especially careful of this during power turn on and turn off.

#### LAYOUT AND GROUNDING

Proper grounding and proper routing of all signals are essential to ensure accurate conversion. Maintaining separate analog and digital areas of the board, with the ADC12DS105 between these areas, is required to achieve specified performance.

Capacitive coupling between the typically noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry, and to keep the clock line as short as possible.

Since digital switching transients are composed largely of high frequency components, total ground plane copper weight will have little effect upon the logic-generated noise. This is because of the skin effect. Total surface area is more important than is total ground plane area.

Generally, analog and digital lines should cross each other at 90° to avoid crosstalk. To maximize accuracy in high speed, high resolution systems, however, avoid crossing analog and digital lines altogether. It is important to keep clock lines as short as possible and isolated from ALL other lines, including other digital lines. Even the generally accepted 90° crossing should be avoided with the clock line as even a little coupling can cause problems at high frequencies. This is because other lines can introduce jitter into the clock line, which can lead to degradation of SNR. Also, the high speed clock can introduce noise into the analog chain.

Best performance at high frequencies and at high resolution is obtained with a straight signal path. That is, the signal path through all components should form a straight line wherever possible.

Be especially careful with the layout of inductors and transformers. Mutual inductance can change the characteristics of the circuit in which they are used. Inductors and transformers should *not* be placed side by side, even with just a small part of their bodies beside each other. For instance, place transformers for the analog input and the clock input at 90° to one another to avoid magnetic coupling.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input pins and ground or to the reference input pin and ground should be connected to a very clean point in the ground plane.

**ISTRUMENTS** 

All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed in the analog area of the board. All digital circuitry and dynamic I/O lines should be placed in the digital area of the board. The ADC12DS105 should be between these two areas. Furthermore, all components in the reference circuitry and the input signal chain that are connected to ground should be connected together with short traces and enter the ground plane at a single, quiet point. All ground connections should have a low inductance path to ground.

#### DYNAMIC PERFORMANCE

To achieve the best dynamic performance, the clock source driving the CLK input must have a sharp transition region and be free of jitter. Isolate the ADC clock from any digital circuitry with buffers, as with the clock tree shown in Figure 27. The gates used in the clock tree must be capable of operating at frequencies much higher than those used if added jitter is to be prevented.

As mentioned inLAYOUT AND GROUNDING, it is good practice to keep the ADC clock line as short as possible and to keep it well away from any other signals. Other signals can introduce jitter into the clock signal, which can lead to reduced SNR performance, and the clock can introduce noise into other lines. Even lines with 90° crossings have capacitive coupling, so try to avoid even these 90° crossings of the clock line.




Figure 27. Isolating the ADC Clock from other Circuitry with a Clock Tree

Submit Documentation Feedback



## www.ti.com

## **REVISION HISTORY**

Cł	hanges from Revision D (April 2013) to Revision E	Pag	дe
•	Changed layout of National Data Sheet to TI format	2	28

Product Folder Links: ADC12DS105

## PACKAGE OPTION ADDENDUM



10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADC12DS105CISQ/NOPB	ACTIVE	WQFN	NKA	60	2000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	12DS105	Samples
ADC12DS105CISQE/NOPB	ACTIVE	WQFN	NKA	60	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	12DS105	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020



www.ti.com 27-Mar-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC12DS105CISQ/NOPB	WQFN	NKA	60	2000	330.0	16.4	9.3	9.3	1.3	12.0	16.0	Q1
ADC12DS105CISQE/ NOPB	WQFN	NKA	60	250	178.0	16.4	9.3	9.3	1.3	12.0	16.0	Q1






www.ti.com 27-Mar-2025



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADC12DS105CISQ/NOPB	WQFN	NKA	60	2000	356.0	356.0	36.0
ADC12DS105CISQE/ NOPB	WQFN	NKA	60	250	208.0	191.0	35.0





## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated