













REG71050, REG71055, REG710

SBAS221H - DECEMBER 2001 - REVISED OCTOBER 2015

REG710xx Buck-Boost Charge Pump with up to 60-mA Output Current

1 Features

- Wide Input Voltage Range: 1.8 V to 5.5 V
- Automatic Step-Up and Step-Down Operation
- Low Input Current Ripple
- Low Output Voltage Ripple
- Minimum Number of External Components—No Inductors
- 1-MHz Internal Oscillator Allows Small Capacitors
- Shutdown Mode
- Thermal and Current Limit Protection
- Six Fixed Output Voltages Available:
 - 2.5 V, 2.7 V, 3 V, 3.3 V, 5 V, 5.5 V

2 Applications

- White LED Driver
- Smart Card Readers
- SIM Cards
- · Handheld devices
- Modems
- PCMCIA Cards
- LCD Displays
- · Battery Backup Supplies

3 Description

The REG710 family of devices are switched capacitor voltage converters that generate regulated, low-ripple output voltage from an unregulated input voltage. A wide input supply voltage from 1.8 V to 5.5 V makes the REG710 family of devices ideal for a variety of battery sources, such as single-cell Li-lon, or 2-cell and 3-cell nickel-based or alkaline-based chemistries.


The input voltage may vary above and below the output voltage and the output remains in regulation. The device works as step-up or step-down converters without the need of an inductor, providing low EMI DC-DC conversion. The high switching frequency allows the use of small surface-mount capacitors, saving board space and reducing cost. The REG710 device is thermally protected and current limited, protecting the load and the regulator during fault conditions. Typical ground pin current (quiescent current) is 65 μA with no load, and less than 1 μA in shutdown mode.

Device Information⁽¹⁾


PART NUMBER	PACKAGE BODY SIZE (NO	
REG710	SOT-23 (6)	2.90 mm × 1.60 mm
DE074050	SOT (6)	2.90 mm × 1.60 mm
REG71050	SON (6)	2.00 mm × 2.00 mm
REG71055	SOT-23 (6)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Operating Circuit



Efficiency vs Load Current



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1	Features 1		8.4 Device Functional Modes	8
2	Applications 1	9	Application and Implementation	10
3	Description 1		9.1 Application Information	10
4	Revision History2		9.2 Typical Applications	10
5	Device Comparison Table3		9.3 System Examples	14
6	Pin Configuration and Functions	10	Power Supply Recommendations	17
7	Specifications	11	Layout	17
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	17
	7.2 ESD Ratings		11.2 Layout Example	17
	7.3 Recommended Operating Conditions	12	Device and Documentation Support	18
	7.4 Thermal Information		12.1 Device Support	18
	7.5 Electrical Characteristics		12.2 Related Links	18
	7.6 Typical Characteristics 6		12.3 Community Resources	18
8	Detailed Description		12.4 Trademarks	18
•	8.1 Overview		12.5 Electrostatic Discharge Caution	18
	8.2 Functional Block Diagram		12.6 Glossary	18
	8.3 Feature Description	13	Mechanical, Packaging, and Orderable Information	18

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision G (January 2009) to Revision H

Page

 Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

Product Folder Links: REG71050 REG71055 REG710

Submit Documentation Feedback


Copyright © 2001–2015, Texas Instruments Incorporated




5 Device Comparison Table


ORDER NUMBER	OUTPUT VOLTAGE	
REG71055	5.5 V	
REG710NA-5	F.V.	
REG71050	5 V	
REG710NA-3.3	3.3 V	
REG710NA-3	3 V	
REG710NA-2.7	2.7 V	
REG710NA-2.5	2.5 V	

6 Pin Configuration and Functions





DRV Package 6-Pin SON With Exposed Thermal Pad Top View



Pin Functions

	PIN		1/0	DECEDIDATION	
NAME	DDC/DBV	DRV	1/0	DESCRIPTION	
C _{pump-}	4	3	-	Connect to the flying capacitor	
C _{pump+}	6	1	_	Connect to the flying capacitor	
Enable	3	5	I	Hardware Enable/Disable pin (high=enable)	
GND	2	4	_	Ground	
V _{in}	5	2	I	Input supply pin. Connect the input capacitor to this pin.	
V _{out}	1	6	0	Output supply. Connect the output capacitor to this pin.	

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
V _{IN}	Supply voltage	-0.3	6		
Enable	Enable input	-0.3	V _{IN}	V	
	Output short-circuit duration	Indefinite			
T_A	Operating ambient temperature	– 55	125		
TJ	Operating ambient temperature	-55	150	°C	
T _{stg}	Storage temperature	-55	150		

Copyright © 2001–2015, Texas Instruments Incorporated

Product Folder Links: REG71050 REG71055 REG710



7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _{(ESI}	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
INPUT VOLTAGE				
	REG71055	3	5.5	V
Tested Startup ⁽¹⁾	REG710-5	2.7	5.5	V
	All other models	1.8	5.5	V
T _A	Operating ambient temperature range	-40	85	°C

⁽¹⁾ See conditions under Output Voltage with a resistive load no lower than typical V_{OUT}/I_{OUT} in *Electrical Characteristics*.

7.4 Thermal Information

			REG710				
	THERMAL METRIC ⁽¹⁾	DRV	DDC	DBV	UNIT		
		6 PINS	6 PINS	6 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	119.1	204.6	184.4	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	110.5	50.5	124.6	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	88.7	54.3	30.6	°C/W		
ΨЈТ	Junction-to-top characterization parameter	7.7	0.8	22.1	°C/W		
Ψ_{JB}	Junction-to-board characterization parameter	89	52.8	30.1	°C/W		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	61.8	n/a	n/a	°C/W		

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

 T_A = -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted), V_{IN} = (V_{OUT} / 2 + 0.75 V), I_{OUT} = 10 mA, C_{IN} = C_{OUT} = 2.2 μ F, C_{PUMP} = 0.22 μ F, and V_{ENABLE} = 1.3 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY					
V _{IN} Input voltage range. Tested Startup.					
REG71055	See conditions under Output Voltage	3		5.5	
REG710-5	with a resistive load no lower than typical V _{OUT} /I _{OUT} .	2.7		5.5	V
All other models		1.8		5.5	
I _Q Operating quiescent current	I _{OUT} = 0 mA, T _A = 25°C		65	100	μA
I _{SD} Shutdown current	V _{IN} = 1.8 V to 5.5 V, Enable = 0 V, T _A = 25°C		0.01	1	μA
CONTROL SIGNALS (ENABLE)					
Logic high input voltage	V _{IN} = 1.8 V to 5.5 V	1.3		V _{IN}	V
Logic low input voltage	V _{IN} = 1.8 V to 5.5 V	-0.2		0.4	V
Logic high input current	V _{IN} = 1.8 V to 5.5 V, T _A = 25°C			100	nA
Logic low input current	V _{IN} = 1.8 V to 5.5 V, T _A = 25°C			100	nA
OSCILLATOR FREQUENCY ⁽¹⁾			1		MHz

⁽¹⁾ The converter regulates by enabling and disabling periods of switching cycles. The switching frequency is the oscillator frequency during an active period.

Product Folder Links: REG71050 REG71055 REG710

Submit Documentation Feedback

Copyright © 2001–2015, Texas Instruments Incorporated



Electrical Characteristics (continued)

 T_A = -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted), V_{IN} = (V_{OUT} / 2 + 0.75 V), I_{OUT} = 10 mA, C_{IN} = C_{OUT} = 2.2 μ F, C_{PUMP} = 0.22 μ F, and V_{ENABLE} = 1.3 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DUTPUT					
DEC74055	I _{OUT} ≤ 10 mA, 3 V ≤ V _{IN} ≤ 5.5 V	5.2	5.5	5.8	V
REG71055	$I_{OUT} \le 30 \text{ mA}, 3.25 \text{ V} \le V_{IN} \le 5.5 \text{ V}$	5.2	5.5	5.8	V
	$I_{OUT} \le 10 \text{ mA}, 2.7 \text{ V} \le V_{IN} \le 5.5 \text{ V}$	4.7	5	5.3	V
REG710-5, REG71050	$I_{OUT} \le 30 \text{ mA}, 3 \text{ V} \le V_{IN} \le 5.5 \text{ V}$	4.7	5	5.3	V
	$I_{OUT} \le 60 \text{ mA}, 3.3 \text{ V} \le V_{IN} \le 4.2 \text{ V}$	4.6	5	5.4	V
DE0740.0.0	I _{OUT} ≤ 10 mA, 1.8 V ≤ V _{IN} ≤ 5.5 V	3.1	3.3	3.5	V
REG710-3.3	$I_{OUT} \le 30 \text{ mA}, 2.2 \text{ V} \le V_{IN} \le 5.5 \text{ V}$	3.1	3.3	3.5	V
DE0740.0	I _{OUT} ≤ 10 mA, 1.8 V ≤ V _{IN} ≤ 5.5 V	2.82	3	3.18	V
REG710-3	$I_{OUT} \le 30 \text{ mA}, 2.2 \text{ V} \le V_{IN} \le 5.5 \text{ V}$	2.82	3	3.18	V
REG710-2.7	I _{OUT} ≤ 10 mA, 1.8 V ≤ V _{IN} ≤ 5.5 V	2.54	2.7	2.86	V
	$I_{OUT} \le 30 \text{ mA}, 2 \text{ V} \le V_{IN} \le 5.5 \text{ V}$	2.54	2.7	2.86	V
DE0740.0.5	I _{OUT} ≤ 10 mA, 1.8 V ≤ V _{IN} ≤ 5.5 V	2.35	2.5	2.65	V
REG710-2.5	$I_{OUT} \le 30 \text{ mA}, 2 \text{ V} \le V_{IN} \le 5.5 \text{ V}$	2.35	2.5	2.65	V
out Nominal output current	T _A = 25°C	30			mA
Short circuit output current	T _A = 25°C		100		mA
RIPPLE VOLTAGE (2)	I _{OUT} = 30 mA, T _A = 25°C		35		mV_{PP}
FFICIENCY ⁽³⁾	$I_{OUT} = 10$ mA, $V_{IN} = 1.8$ V, REG710-3.3, $T_A = 25$ °C		90%		
HERMAL SHUTDOWN					
Shutdown temperature			160		°C
Shutdown recovery			140		°C

Product Folder Links: REG71050 REG71055 REG710

Submit Documentation Feedback


⁽²⁾ Effective series resistance (ESR) of capacitors is $< 0.1 \Omega$.

⁽³⁾ See efficiency curves for other V_{IN}/V_{OUT} configurations.



7.6 Typical Characteristics

At T_A = 25°C, V_{IN} = (V_{OUT} / 2 + 0.75 V), I_{OUT} = 5 mA, C_{IN} = C_{OUT} = 2.2 μ F, C_{PUMP} = 0.22 μ F, and V_{ENABLE} = 1.3 V, unless otherwise noted.





8 Detailed Description

8.1 Overview

The REG710 regulated charge pump provides a regulated output voltage for input voltages which are not regulated with a value that can be lower or higher than the regulated output voltage. This is accomplished by automatic mode switching within the device. When the input voltage is greater than the required output, the device operates as a variable frequency switched-mode regulator. This operation is shown in Figure 5. Transistors Q_1 and Q_3 are held off, Q_4 is on, and Q_2 is switched as needed to maintain a regulated output voltage.

When the input voltage is less than the required output voltage, the device switches to a step-up or boost mode of operation, as shown in Figure 6.

A conversion clock of 50% duty cycle is generated. During the first half cycle the FET switches are configured as shown in Figure 6 (A), and C_{PUMP} charges to V_{IN} .

During the second half cycle the FET switches are configured as shown in Figure 6 (B), and the voltage on C_{PLIMP} is added to V_{IN} . The output voltage is regulated by skipping clock cycles as necessary.




Figure 5. Simplified Schematic of the REG710 Operating in the Step-Down Mode





Figure 6. Simplified Schematic of the REG710 Operating in the Step-Up or Boost Mode

Submit Documentation Feedback



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Shutdown Mode

The EN pin enables the IC when pulled high and places it into energy-saving shutdown mode when pulled low. When in shutdown mode, the output is disconnected from the input and the quiescent current is reduced to 0.01 μ A typical. This shutdown mode functionality is only valid when V_{IN} is above the minimum recommended operating voltage. The EN pin cannot be left floating and must be actively terminated either high or low.

8.3.2 Protection

The regulator includes thermal shutdown circuitry protecting the device from damage caused by overload conditions. The thermal protection circuitry disables the output when the junction temperature reaches approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is automatically reenabled. Continuously operating the regulator into thermal shutdown can degrade reliability. The regulator also provides current limit to protect itself and the load.

8.4 Device Functional Modes

8.4.1 Peak Current Reduction

In normal operation, the charging of the pump and the output capacitors usually leads to relatively high peak input currents which can be much higher than the average load current. The regulator incorporates circuitry to limit the input peak current, lowering the total EMI emission and lowering the output voltage ripple and the input current ripple. The Input capacitor (C_{IN}) supplies most of the charge required by the input current peaks.

8.4.2 Efficiency

The efficiency of the charge pump regulator varies with the output voltage version, the applied input voltage, the load current, and the internal operation mode of the device.

The approximate efficiency is given by:

Submit Documentation Feedback

Copyright © 2001–2015, Texas Instruments Incorporated

(1)



Device Functional Modes (continued)

Efficiency (%) =
$$V_{OUT}$$
 / (2 × V_{IN}) × 100 (step-up operating mode) or
$$\frac{V_{OUT}}{V_{IN}} \times 100$$
 (step-down operating mode)

Table 1. Operating Mode Change versus V_{IN}

PRODUCT	OPERATING MODE CHANGES AT V _{IN} OF
REG710-2.5	> 3.2 V
REG710-2.7	> 3.4 V
REG710-3	> 3.7 V
REG710-3.3	> 4.0 V
REG710-5, REG71050, REG71055	Step-up only

Table 1 lists the approximate values of the input voltage at which the device changes internal operating mode. See efficiency curves in *Typical Characteristics* for various loads and input voltages.

Copyright © 2001–2015, Texas Instruments Incorporated

Submit Documentation Feedback



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The REG710 is a switched capacitor voltage converter that produces a regulated, low-ripple output voltage from an unregulated input voltage range from 1.8 V to 5.5 V. The high switching frequency allows the use of small surface-mount capacitors. The following section gives guidance to choose external components to complete the power supply design. Application curves are included for the typical application shown below.

9.2 Typical Applications




Figure 7. Typical Operating Circuit

9.2.1 Design Requirements

The REG710 family of switched capacitor voltage converters offers a variety of regulated fixed output voltages. This family supports unregulated input voltages which can have values that are lower or higher than the regulated output voltage. Only input and output capacitors as well as a pump capacitor are required to have a fully functional converter. The following design procedure is adequate for the whole V_{IN}, V_{OUT} and load current range of REG710.

9.2.2 Detailed Design Procedure

9.2.2.1 Capacitor Selection

For minimum output voltage ripple, the output capacitor C_{OUT} should be a ceramic, surface-mount type. Tantalum capacitors generally have a higher effective series resistance (ESR) and may contribute to higher output voltage ripple. Leaded capacitors also increase ripple due to the higher inductance of the package itself. To achieve best operation with low input voltage and high load current, the input and pump capacitors (C_{IN} and C_{PUMP} , respectively) should also be surface-mount ceramic types. In all cases, X7R or X5R dielectric are recommended. See the typical operating circuit shown in Figure 7 for component values.

With light loads or higher input voltage, a smaller 0.1- μ F pump capacitor (C_{PUMP}) and smaller 1- μ F input and output capacitors (C_{IN} and C_{OUT} , respectively) can be used. To minimize output voltage ripple, increase the output capacitor, C_{OUT} , to 10 μ F or larger.

The capacitors listed in Table 2 can be used with the REG710. This table is only a representative list of compatible parts.

Submit Documentation Feedback


Copyright © 2001–2015, Texas Instruments Incorporated



Table 2. Suggested Capacitors

MANUFACTURER	PART NUMBER	VALUE	TOLERANCE	DIELECTRIC MATERIAL	PACKAGE SIZE	RATED WORKING VOLTAGE
Kemet	C1206C255K8RAC	2.2 µF	±10%	X7R	1206	10 V
Kemet	C1206C224K8RAC	0.22 μF	±10%	X7R	1206	10 V
	ECJ-2YBOJ225K	2.2 µF	±10%	X5R	805	6.3 V
Panasonic	ECJ-2VBIC224K	0.22 μF	±10%	X7R	805	16 V
	ECJ-2VBIC104	0.1 µF	±10%	X7R	805	16 V
Taiva Vudan	EMK316BJ225KL	2.2 µF	±10%	X7R	1206	16 V
Taiyo Yuden	TKM316BJ224KF	0.22 μF	±10%	X7R	1206	25 V


9.2.3 Application Curves



Product Folder Links: REG71050 REG71055 REG710


Submit Documentation Feedback






Product Folder Links: REG71050 REG71055 REG710












Figure 20. Input Current at Turn-On

Submit Documentation Feedback



9.3 System Examples

9.3.1 1.8 V to 5.0 V With 10-mA Output Current

The REG710 family of charge pumps can be cascaded to reach higher output voltages, as shown in Figure 21.




Figure 21. REG710 Circuit for Step-Up Operation From 1.8 V to 5 V With 10-mA Output Current

This application circuits operates from 1.8 V input voltage and generates 5 V output voltage supporting 10 mA load current.

Higher output voltages can be achieved when two REG710 devices are connected in cascade. When cascading two devices from the REG710 family, the relationship between output current and input voltage must be taken into account. (see *Electrical Characteristics*). In this case, REG710 can deliver a maximum of 10 mA. REG710-3.3 or REG710-3 can be used. A second charge pump, REG71050 or REG710-5, steps up the voltage from 3 V or 3.3 V to 5 V. Connect both Enable pins together.

Product Folder Links: REG71050 REG71055 REG710



System Examples (continued)

9.3.2 Doubling the Output Current




Figure 22. REG710 Circuit for Doubling the Output Current

When higher output currents are required, the REG710 family can be paralleled to double the output current. When paralleling two devices the relationship between output current and input voltage must be taken into account (see *Electrical Characteristics*).

This particular application can deliver 20 mA for an input voltage from 1.8 V to 5.5 V, or 60-mA output for an input voltage from 2.2 V to 5.5 V. The output voltage is 3.3 V.

Copyright © 2001–2015, Texas Instruments Incorporated

Submit Documentation Feedback



9.3.3 Driving LEDs




Figure 23. REG710 Circuit for Driving LEDs

The REG710 family can be used to drive LEDs. The feed forward voltage of the chosen LED determines the required output voltage. In this application, the charge pump can drive multiple LEDs up to 60 mA in total.

$$R = \frac{5V - V_{LED}}{I_{LED}} \tag{2}$$



10 Power Supply Recommendations

The input supply to the REG710 must have a current rating according to the supply voltage, output voltage and output current of the REG710.

11 Layout

11.1 Layout Guidelines

Large transient currents flow in the V_{IN} , V_{OUT} , and GND traces. To minimize both input and output ripple, keep the capacitors as close as possible to the regulator using short, direct circuit traces.

A suggested printed-circuit-board (PCB) routing is shown in Figure 24. The trace lengths from the input and output capacitors have been kept as short as possible.

11.2 Layout Example




Figure 24. Suggested PCB Design for Minimum Ripple



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
REG71050	Click here	Click here	Click here	Click here	Click here	
REG71055	Click here	Click here	Click here	Click here	Click here	

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback

Copyright © 2001–2015, Texas Instruments Incorporated

PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
REG71050DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GAAI	Samples
REG71050DDCRG4	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GAAI	Samples
REG71050DDCT	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GAAI	Samples
REG71050DDCTG4	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GAAI	Samples
REG71050DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CFF	Samples
REG71050DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CFF	Samples
REG71055DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R10H	Samples
REG71055DDCRG4	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R10H	Samples
REG71055DDCT	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R10H	Samples
REG71055DDCTG4	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R10H	Samples
REG710NA-2.5/250	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R10G	Samples
REG710NA-2.7/250	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R10F	Samples
REG710NA-3.3/250	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R10C	Samples
REG710NA-3.3/250G4	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R10C	Samples
REG710NA-3.3/3K	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R10C	Samples
REG710NA-3/250	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R10D	Samples
REG710NA-3/3K	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R10D	Samples
REG710NA-5/250	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R10B	Samples
REG710NA-5/250G4	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R10B	Samples
REG710NA-5/3K	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R10B	Samples

PACKAGE OPTION ADDENDUM



10-Dec-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
REG710NA-5/3KG4	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R10B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF REG71055:

Automotive: REG71055-Q1

PACKAGE OPTION ADDENDUM



10-Dec-2020

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 5-Jan-2021


TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REG71050DDCR	SOT- 23-THIN	DDC	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG71050DDCT	SOT- 23-THIN	DDC	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG71050DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
REG71050DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
REG71055DDCR	SOT- 23-THIN	DDC	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG71055DDCT	SOT- 23-THIN	DDC	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG710NA-2.5/250	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG710NA-2.7/250	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG710NA-3.3/250	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
REG710NA-3.3/3K	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG710NA-3.3/3K	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
REG710NA-3/250	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG710NA-3/250	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
REG710NA-3/3K	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
REG710NA-3/3K	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REG710NA-5/250	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
REG710NA-5/250	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG710NA-5/3K	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REG710NA-5/3K	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REG71050DDCR	SOT-23-THIN	DDC	6	3000	200.0	183.0	25.0
REG71050DDCT	SOT-23-THIN	DDC	6	250	200.0	183.0	25.0
REG71050DRVR	WSON	DRV	6	3000	213.0	191.0	35.0
REG71050DRVT	WSON	DRV	6	250	213.0	191.0	35.0
REG71055DDCR	SOT-23-THIN	DDC	6	3000	200.0	183.0	25.0
REG71055DDCT	SOT-23-THIN	DDC	6	250	200.0	183.0	25.0
REG710NA-2.5/250	SOT-23	DBV	6	250	200.0	183.0	25.0
REG710NA-2.7/250	SOT-23	DBV	6	250	200.0	183.0	25.0
REG710NA-3.3/250	SOT-23	DBV	6	250	180.0	180.0	18.0
REG710NA-3.3/3K	SOT-23	DBV	6	3000	200.0	183.0	25.0
REG710NA-3.3/3K	SOT-23	DBV	6	3000	180.0	180.0	18.0
REG710NA-3/250	SOT-23	DBV	6	250	200.0	183.0	25.0
REG710NA-3/250	SOT-23	DBV	6	250	180.0	180.0	18.0



PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REG710NA-3/3K	SOT-23	DBV	6	3000	180.0	180.0	18.0
REG710NA-3/3K	SOT-23	DBV	6	3000	200.0	183.0	25.0
REG710NA-5/250	SOT-23	DBV	6	250	180.0	180.0	18.0
REG710NA-5/250	SOT-23	DBV	6	250	200.0	183.0	25.0
REG710NA-5/3K	SOT-23	DBV	6	3000	200.0	183.0	25.0
REG710NA-5/3K	SOT-23	DBV	6	3000	180.0	180.0	18.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206925/F








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.


 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).


 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SOT




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-193.




SOT



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOT



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 7. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated