



AOT480L/AOB480L

80V N-Channel MOSFET
SDMOS™


General Description

The AOT480L & AOB480L is fabricated with SDMOS™ trench technology that combines excellent $R_{DS(ON)}$ with low gate charge & low Q_{rr} . The result is outstanding efficiency with controlled switching behavior. This universal technology is well suited for PWM, load switching and general purpose applications.

Product Summary

V_{DS}	80V
I_D (at $V_{GS}=10V$)	180A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	< 4.5mΩ (< 4.2mΩ*)
$R_{DS(ON)}$ (at $V_{GS} = 7V$)	< 5.5mΩ (< 5.2mΩ*)

100% UIS Tested
100% R_g Tested



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOT480L	TO-220	Tube	1000
AOB480L	TO-263	Tape & Reel	800

Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	80	V
Gate-Source Voltage	V_{GS}	± 25	V
Continuous Drain Current ^G	I_D	180	A
$T_C=100^\circ C$		134	
Pulsed Drain Current ^C	I_{DM}	500	
Continuous Drain Current	I_{DSM}	15	A
$T_A=70^\circ C$		12	
Avalanche Current ^C	I_{AS}, I_{AR}	90	A
Avalanche energy $L=0.1mH$ ^C	E_{AS}, E_{AR}	405	mJ
V_{GS} Spike	20ms	V_{SPIKE}	V
Power Dissipation ^B	P_D	333	W
$T_C=100^\circ C$		167	
Power Dissipation ^A	P_{DSM}	1.9	W
$T_A=70^\circ C$		1.2	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 175	°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A $t \leq 10s$	$R_{\theta JA}$	12	15	°C/W
Maximum Junction-to-Ambient ^{A,D} Steady-State		54	65	°C/W
Maximum Junction-to-Case Steady-State	$R_{\theta JC}$	0.35	0.45	°C/W

* Surface mount package TO263

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	80			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=80\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			10 50	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm25\text{V}$			±100	nA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=5\text{V}, I_D=250\mu\text{A}$	2	2.8	4	V
$I_{\text{D(ON)}}$	On state drain current	$V_{GS}=10\text{V}, V_{DS}=5\text{V}$	500			A
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$ TO220 $T_J=125^\circ\text{C}$		3.7	4.5	$\text{m}\Omega$
		$V_{GS}=7\text{V}, I_D=20\text{A}$ TO220		6.1	7.3	
		$V_{GS}=10\text{V}, I_D=20\text{A}$ TO263		4.2	5.5	$\text{m}\Omega$
		$V_{GS}=7\text{V}, I_D=20\text{A}$ TO263		3.4	4.2	$\text{m}\Omega$
				3.9	5.2	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$		60		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.6	1	V
I_S	Maximum Body-Diode Continuous Current				180	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=40\text{V}, f=1\text{MHz}$	5200	6520	7820	pF
C_{oss}	Output Capacitance		570	810	1060	pF
C_{rss}	Reverse Transfer Capacitance		185	310	430	pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	0.3	0.64	1	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=40\text{V}, I_D=20\text{A}$	92	116	140	nC
Q_{gs}	Gate Source Charge		24	30	36	nC
Q_{gd}	Gate Drain Charge		23	38	53	nC
$t_{\text{D(on)}}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=40\text{V}, R_L=2\Omega, R_{\text{GEN}}=3\Omega$		31.5		ns
t_r	Turn-On Rise Time			33		ns
$t_{\text{D(off)}}$	Turn-Off DelayTime			46		ns
t_f	Turn-Off Fall Time			17.5		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=20\text{A}, dI/dt=500\text{A}/\mu\text{s}$	20	28	36	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, dI/dt=500\text{A}/\mu\text{s}$	90	132	170	nC

A. The value of R_{fJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on R_{fJA} and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=175^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=175^\circ\text{C}$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ\text{C}$.

D. The R_{fJA} is the sum of the thermal impedance from junction to case R_{fJC} and case to ambient.







E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.






F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=175^\circ\text{C}$. The SOA curve provides a single pulse rating.

G. The maximum current limited by package.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Fig 1: On-Region Characteristics (Note E)

Figure 2: Transfer Characteristics (Note E)

Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)

Figure 4: On-Resistance vs. Junction Temperature (Note E)

Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)

Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 7: Gate-Charge Characteristics

Figure 8: Capacitance Characteristics

Figure 9: Maximum Forward Biased Safe Operating Area (Note F)

Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)

Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 12: Single Pulse Avalanche capability (Note C)




Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)











Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Gate Charge Test Circuit & Waveform

Resistive Switching Test Circuit & Waveforms

Unclamped Inductive Switching (UIS) Test Circuit & Waveforms

Diode Recovery Test Circuit & Waveforms
