# ESD Protection Array, 2 and 4-Channel, Low Capacitance

### **Product Description**

The CM1293A family of diode arrays has been designed to provide ESD protection for electronic components or subsystems requiring minimal capacitive loading. These devices are ideal for protecting systems with high data and clock rates or for circuits requiring low capacitive loading. Each ESD channel consists of a pair of diodes in series that steer the positive or negative ESD current pulse to either the positive ( $V_P$ ) or negative ( $V_N$ ) supply rail. A Zener diode is embedded between  $V_P$  and  $V_N$  which helps protect the  $V_{CC}$  rail against ESD strikes. The CM1293A protects against ESD pulses up to  $\pm 8~kV$  contact discharge) per the IEC 61000–4–2 Level 4 standard.

This device is particularly well–suited for protecting systems using high–speed ports such as USB2.0, IEEE1394 (FireWire<sup>®</sup>, i.LINK  $^{\text{IM}}$ ), Serial ATA, DVI, HDMI, and corresponding ports in removable storage, digital camcorders, DVD–RW drives and other applications where extremely low loading capacitance with ESD protection are required in a small package footprint.

### **Features**

- Two and Four Channels of ESD Protection
- Provides ESD Protection to IEC61000-4-2
  - ★ ±8 kV Contact Discharge
- Low Loading Capacitance of 2.0 pF Max
- Low Clamping Voltage
- Channel I/O to I/O Capacitance 1.5 pF Typical
- Zener Diode Protects Supply Rail and Eliminates the Need for External By-Pass Capacitors
- Each I/O Pin Can Withstand over 1000 ESD Strikes\*
- These Devices are Pb-Free and are RoHS Compliant

### **Applications**

- DVI Ports, HDMI Ports in Notebooks, Set Top Boxes, Digital TVs, LCD Displays
- Serial ATA Ports in Desktop PCs and Hard Disk Drives
- PCI Express Ports
- General Purpose High-Speed Data Line ESD Protection



# ON Semiconductor®

http://onsemi.com








SOT-143 SR SUFFIX CASE 318A SC-74 SO SUFFIX CASE 318F MSOP-10 MR SUFFIX CASE 846AE

### **BLOCK DIAGRAM**



### MARKING DIAGRAM





XXX = Specific Device Code

M = Date Code

= Pb-Free Package

(\*Note: Microdot may be in either location)

### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
CM1293A-02SR	SOT143-4 (Pb-Free)	3,000 / Tape & Reel
CM1293A-02SO	SC-74 (Pb-Free)	3,000 / Tape & Reel
CM1293A-04MR	MSOP-10 (Pb-Free)	4,000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

<sup>\*</sup>Standard test condition is IEC61000-4-2 level 4 test circuit with each pin subjected to ±8 kV contact discharge for 1000 pulses. Discharges are timed at 1 second intervals and all 1000 strikes are completed in one continuous test run. The part is then subjected to standard production test to verify that all of the tested parameters are within spec after the 1000 strikes.


# **Table 1. PIN DESCRIPTIONS**


2-0	2-Channel, 4-Lead SOT143-4 Package (CM1293A-02SR)				
Pin Name Type Description					
1	V <sub>N</sub>	GND	Negative Voltage Supply Rail		
2	CH1	I/O ESD Channel			
3	CH2	I/O	ESD Channel		
4	V <sub>P</sub>	PWR	Positive Voltage Supply Rail		


	2-Channel, SC-74 Package (CM1293A-02SO)				
Pin Name Type Description					
1	NC	-	No Connect		
2	VN	GND	Negative Voltage Supply Rail		
3	CH1	I/O	ESD Channel		
4	CH2	I/O	ESD Channel		
5	NC	-	No Connect		
6	VP	PWR	Positive Voltage Supply Rail		

4-Channel, 10-Lead MSOP-10 Package (CM1293A-04MR)				
Pin Name Type		Туре	Description	
1	CH1	I/O	ESD Channel	
2	NC	-	No Connect	
3	V <sub>P</sub>	PWR	Positive Voltage Supply Rail	
4	CH2	I/O	ESD Channel	
5	NC	-	No Connect	
6	СНЗ	I/O	ESD Channel	
7	NC	-	No Connect	
8	V <sub>N</sub>	GND	Negative Voltage Supply Rail	
9	CH4	I/O	ESD Channel	
10	NC	_	No Connect	

# PACKAGE/PINOUT DIAGRAM







### **SPECIFICATIONS**

**Table 2. ABSOLUTE MAXIMUM RATINGS** 

Parameter	Rating	Units
Operating Supply Voltage (V <sub>P</sub> – V <sub>N</sub> )	6.0	V
Operating Temperature Range	-40 to +85	°C
Storage Temperature Range	-65 to +150	°C
DC Voltage at any Channel Input	(V <sub>N</sub> – 0.5) to (V <sub>P</sub> + 0.5)	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

# **Table 3. STANDARD OPERATING CONDITIONS**

Parameter	Rating	Units
Operating Temperature Range	-40 to +85	°C
Package Power Rating SOT143-4 Package (CM1293A-02SR) SC-74 Package (CM1293A-02SO) MSOP-10 Package (CM1293A-04MR)	225 225 400	mW

# Table 4. ELECTRICAL OPERATING CHARACTERISTICS (Note 1)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>P</sub>	Operating Supply Voltage (V <sub>P</sub> -V <sub>N</sub> )			3.3	5.5	V
l <sub>P</sub>	Operating Supply Current	(V <sub>P</sub> -V <sub>N</sub> ) = 3.3 V			8.0	μΑ
V <sub>F</sub>	Diode Forward Voltage Top Diode Bottom Diode	I <sub>F</sub> = 8 mA, T <sub>A</sub> = 25°C	0.60 0.60	0.80 0.80	0.95 0.95	V
I <sub>LEAK</sub>	Channel Leakage Current	$T_A = 25^{\circ}C, V_P = 5 \text{ V}, V_N = 0 \text{ V}$		±0.1	±1.0	μΑ
C <sub>IN</sub>	Channel Input Capacitance	At 1 MHz, $V_P = 3.3 \text{ V}$ , $V_N = 0 \text{ V}$ , $V_{IN} = 1.65 \text{ V}$			2.0	pF
$\Delta C_{IO}$	Channel I/O to I/O Capacitance			1.5		pF
V <sub>ESD</sub>	ESD Protection – Peak Discharge Voltage at any Channel Input, in System Contact Discharge per IEC 61000-4-2 Standard Human Body Model, MIL-STD-883, Method 3015	T <sub>A</sub> = 25°C (Notes 2 and 4) T <sub>A</sub> = 25°C (Notes 3 and 4)	±8 ±15			kV
V <sub>CL</sub>	Channel Clamp Voltage Positive Transients Negative Transients	$T_A = 25$ °C, $I_{PP} = 1A$ , $t_P = 8/20 \mu S$ (Note 4)		+9.9 -1.6		V
R <sub>DYN</sub>	Dynamic Resistance Positive Transients Negative Transients	$T_A = 25^{\circ}C$ , $I_{PP} = 1A$ , $t_P = 8/20 \ \mu S$ (Note 4)		0.96 0.5		Ω

- 1. All parameters specified at  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  unless otherwise noted. 2. Standard IEC 61000–4–2 with  $C_{Discharge} = 150$  pF,  $R_{Discharge} = 330$   $\Omega$ ,  $V_P = 3.3$  V,  $V_N$  grounded. 3. Human Body Model per MIL–STD–883, Method 3015,  $C_{Discharge} = 100$  pF,  $R_{Discharge} = 1.5$  k $\Omega$ ,  $V_P = 3.3$  V,  $V_N$  grounded. 4. These measurements performed with no external capacitor on  $V_P$ .

# PERFORMANCE INFORMATION

# **Input Channel Capacitance Performance Curves**




Figure 1. Typical Variation of C<sub>IN</sub> vs. V<sub>IN</sub> (f = 1 MHz, V<sub>P</sub> = 3.3 V, V<sub>N</sub> = 0 V, 0.1  $\mu$ F Chip Capacitor between V<sub>P</sub> and V<sub>N</sub>, 25°C)




Figure 2. Typical Variation of  $C_{IN}$  vs. Temp (f = 1 MHz,  $V_{IN}$  = 30 mV,  $V_P$  = 3.3 V,  $V_N$  = 0 V, 0.1  $\mu F$  Chip Capacitor between  $V_P$  and  $V_N)$ 

# PERFORMANCE INFORMATION (Cont'd)

# Typical Filter Performance (nominal conditions unless specified otherwise, 50 $\Omega$ Environment)




Figure 3. Insertion Loss (S21) vs. Frequency (0 V DC Bias,  $V_p = 3.3 \text{ V}$ )




Figure 4. Insertion Loss (S21) vs. Frequency (2.5 V DC Bias, V<sub>P</sub> = 3.3 V)

### APPLICATION INFORMATION

### **Design Considerations**

In order to realize the maximum protection against ESD pulses, care must be taken in the PCB layout to minimize parasitic series inductances on the Supply/Ground rails as well as the signal trace segment between the signal input (typically a connector) and the ESD protection device. Refer to Figure 5, which illustrates an example of a positive ESD pulse striking an input channel. The parasitic series inductance back to the power supply is represented by  $L_1$  and  $L_2$ . The voltage  $V_{CL}$  on the line being protected is:

$$V_{CL}$$
 = Fwd voltage drop of  $D_1 + V_{SUPPLY} + L_1 \times d(I_{ESD}) / dt + L_2 \times d(I_{ESD}) / dt$ 

where I<sub>ESD</sub> is the ESD current pulse, and V<sub>SUPPLY</sub> is the positive supply voltage.

An ESD current pulse can rise from zero to its peak value in a very short time. As an example, a level 4 contact discharge per the IEC61000–4–2 standard results in a current pulse that rises from zero to 30 Amps in 1 ns. Here  $d(I_{ESD})/dt$  can be approximated by  $\Delta I_{ESD}/\Delta t$ , or  $30/(1x10^{-9})$ . So just 10 nH of series inductance (L<sub>1</sub> and L<sub>2</sub> combined) will lead to a 300 V increment in  $V_{CL}$ !

Similarly for negative ESD pulses, parasitic series inductance from the  $V_N$  pin to the ground rail will lead to drastically increased negative voltage on the line being protected.

The CM1293 has an integrated Zener diode between  $V_P$  and  $V_N$ . This greatly reduces the effect of supply rail inductance  $L_2$  on  $V_{CL}$  by clamping  $V_P$  at the breakdown voltage of the Zener diode. However, for the lowest possible  $V_{CL}$ , especially when  $V_P$  is biased at a voltage significantly below the Zener breakdown voltage, it is recommended that a 0.22  $\mu F$  ceramic chip capacitor be connected between  $V_P$  and the ground plane.

As a general rule, the ESD Protection Array should be located as close as possible to the point of entry of expected electrostatic discharges. The power supply bypass capacitor mentioned above should be as close to the  $V_P$  pin of the Protection Array as possible, with minimum PCB trace lengths to the power supply, ground planes and between the signal input and the ESD device to minimize stray series inductance.





Figure 5. Application of Positive ESD Pulse between Input Channel and Ground


FireWire is a registered trademark of Apple Computer, Inc. i.LINK is a trademark of Sony Corporation.



SOT-143 CASE 318A-06 **ISSUE U** 


**DATE 07 SEP 2011** 





зх b

C SEATING PLANE



#### NOTES:

- OLES.

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIM-UM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, AND GATE BURRS SHALL NOT EXCEED 0.25 PER SIDE. DI-MENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH AND PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.


  5. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.

  6. DATUMS A AND B ARE DETERMINED AT DATUM H.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.80	1.12		
A1	0.01	0.15		
b	0.30	0.51		
b1	0.76	0.76 0.94		
С	0.08	0.20		
D	2.80	3.05		
Е	2.10	2.64		
E1	1.20	1.40		
е	1.92 BSC			
e1	0.20 BSC			
L	0.35 0.70			
L2	0.25	BSC		

### **RECOMMENDED SOLDERING FOOTPRINT**

**SIDE VIEW** 



<del>&lt;</del> 1.92→	
4X 0.75	
0.75 - + -	<del></del>
0.20	'
0.96	<b>≺</b> − 0.54
DIMENCIO	UC. MILLIMETEDS

# **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code

= Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

STYLE 1: PIN 1. COLLECTOR 2. EMITTER 3. EMITTER 4. BASE	STYLE 2: PIN 1. SOURCE 2. DRAIN 3. GATE 1 4. GATE 2	STYLE 3: PIN 1. GROUND 2. SOURCE 3. INPUT 4. OUTPUT	STYLE 4: PIN 1. OUTPUT 2. GROUND 3. GROUND 4. INPUT	STYLE 5: PIN 1. SOURCE 2. DRAIN 3. GATE 1 4. SOURCE	STYLE 6: PIN 1. GND 2. RF IN 3. VREG 4. RF OUT
STYLE 7:	STYLE 8:	STYLE 9:	STYLE 10:	STYLE 11:	
PIN 1. SOURCE	PIN 1. SOURCE	PIN 1. GND	PIN 1. DRAIN	PIN 1. SOURCE	
2. GATE	2. GATE	2. IOUT	2. N/C	2. GATE 1	
3. DRAIN	3. DRAIN	3. VCC	3. SOURCE	3. GATE 2	
4. SOURCE	4. N/C	4. VREF	4. GATE	4. DRAIN	

DOCUMENT NUMBER:	98ASB42227B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-143		PAGE 1 OF 1	

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





SC-74 CASE 318F **ISSUE P** 


**DATE 07 OCT 2021** 

### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994 1.
- CONTROLLING DIMENSION: INCHES 2.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL.

	MILLIMETERS				INCHES	
DIM	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.
A	0. 90	1. 00	1. 10	0. 035	0. 039	0. 043
A1	0. 01	0. 06	0. 10	0. 001	0. 002	0. 004
ھ	0, 25	0. 37	0. 50	0. 010	0. 015	0. 020
С	0.10	0. 18	0. 26	0. 004	0. 007	0. 010
D	2. 90	3. 00	3. 10	0. 114	0. 118	0. 122
E	1. 30	1. 50	1. 70	0. 051	0. 059	0. 067
е	0. 85	0. 95	1. 05	0. 034	0. 037	0. 041
Η <sub>E</sub>	2. 50	2. 75	3. 00	0. 099	0. 108	0. 118
L	0. 20	0. 40	0. 60	0. 008	0. 016	0. 024
М	0*		10*	0*		10*

0.95



# **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code

= Date Code M

= Pb-Free Package (Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

0. 95 [0. 037] [ 0. 037] 2, 40 [0.094] 1. 00 [0.039] 0.70 [ 0. 028]

For additional information on our Pb-Free strategy and soldering details, please download the DN Seniconductor Soldering and Mounting Techniques Reference Manual, SDLDERRNO.

SOLDERING FOOTPRINT

STYLE 1: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. ANODE 6. CATHODE	STYLE 2: PIN 1. NO CONNECTION 2. COLLECTOR 3. EMITTER 4. NO CONNECTION 5. COLLECTOR 6. BASE	STYLE 3: PIN 1. EMITTER 1 2. BASE 1 3. COLLECTOR 2 4. EMITTER 2 5. BASE 2 6. COLLECTOR 1	STYLE 4: PIN 1. COLLECTOR 2 2. EMITTER 1/EMITTER 2 3. COLLECTOR 1 4. EMITTER 3 5. BASE 1/BASE 2/COLLECTOR 3 6. BASE 3	STYLE 5: PIN 1. CHANNEL 1 2. ANODE 3. CHANNEL 2 4. CHANNEL 3 5. CATHODE 6. CHANNEL 4	STYLE 6: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE
STYLE 7: PIN 1. SOURCE 1 2. GATE 1 3. DRAIN 2 4. SOURCE 2 5. GATE 2 6. DRAIN 1	STYLE 8: PIN 1. EMITTER 1 2. BASE 2 3. COLLECTOR 2 4. EMITTER 2 5. BASE 1 6. COLLECTOR 1	STYLE 9: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 10: PIN 1. ANODE/CATHODE 2. BASE 3. EMITTER 4. COLLECTOR 5. ANODE 6. CATHODE	STYLE 11: PIN 1. EMITTER 2. BASE 3. ANODE/CATHOD 4. ANODE 5. CATHODE 6. COLLECTOR	DE

DOCUMENT NUMBER:	98ASB42973B Electronic versions are uncontrolled except when accessed directly Printed versions are uncontrolled except when stamped "CONTROL		
DESCRIPTION:	SC-74		PAGE 1 OF 1


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.







MSOP10, 3x3 CASE 846AE **ISSUE A** 

**DATE 20 JUN 2017** 





### RECOMMENDED **SOLDERING FOOTPRINT\***



**DIMENSIONS: MILLIMETERS** 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### NOTES:

- DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
  CONTROLLING DIMENSIONS: MILLIMETERS.
  DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION.
  ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.10 MM IN
- ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.10 MM IN EXCESS OF MAXIMUM MATERIAL CONDITION.
  DIMENSION D DOES NOT INCLUDE MOLD FLASH,
  PROTRUSIONS, OR GATE BURRS. MOLD FLASH,
  PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15
  MM PER SIDE. DIMENSION E DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR
  PROTRUSION SHALL NOT EXCEED 0.25 MM PER SIDE.
  DIMENSIONS DANDE ARE DETERMINED AT DATUME.
- DIMENSIONS D AND E ARE DETERMINED AT DATUM F. DATUMS A AND B TO BE DETERMINED AT DATUM F.
- A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE

	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α			1.10	
A1	0.00	0.05	0.15	
A2	0.75	0.85	0.95	
b	0.17		0.27	
С	0.13		0.23	
D	2.90	3.00	3.10	
E	4.75	4.90	5.05	
E1	2.90	3.00	3.10	
е	0.50 BSC			
L	0.40	0.70	0.80	
L1	0.95 REF			
L2	0.25 BSC			
θ	0°		8°	

# **GENERIC MARKING DIAGRAM\***



XXXX = Specific Device Code = Assembly Location Α

Υ = Year W = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present and may be in either location. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON34098E	Electronic versions are uncontrolled except when accessed directly from the Document Reportant Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	MSOP10, 3X3		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

