

# Low-Voltage CMOS Dual D-Type Flip-Flop

# With 5 V-Tolerant Inputs

# MC74LCX74

The MC74LCX74 is a high performance, dual D-type flip-flop with asynchronous clear and set inputs and complementary (O,  $\overline{O}$ ) outputs. It operates from a 1.65 to 5.5 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V<sub>I</sub> specification of 5.5 V allows MC74LCX74 inputs to be safely driven from 5.0 V devices.

The MC74LCX74 consists of 2 edge-triggered flip-flops with individual D-type inputs. The flip-flop will store the state of individual D inputs, that meet the setup and hold time requirements, on the LOW-to-HIGH Clock (CP) transition.


#### **Features**

- Designed for 1.65 V to 5.5 V V<sub>CC</sub> Operation
- 5.0 V Tolerant Inputs Interface Capability With 5.0 V TTL Logic
- LVTTL Compatible
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability at  $V_{CC} = 3.0 \text{ V}$
- Near Zero Static Supply Current in All Three Logic States (10 μA)
   Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 100 mA
- ESD Performance: Human Body Model >2000 V
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### MARKING DIAGRAMS



SOIC-14 D SUFFIX CASE 751A





TSSOP-14 DT SUFFIX CASE 948G



XXXXXX = Specific Device Code
A = Assembly Location


L, WL = Wafer Lot Y = Year W, WW = Work Week

■ = Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.






Figure 2. Logic Diagram

#### **PIN NAMES**

	T
Pins	Function
CP1, CP2	Clock Pulse Inputs
D1-D2	Data Inputs
CD1, CD2	Direct Clear Inputs
SD1, SD2	Direct Set Inputs
On– <del>O</del> n	Outputs

#### **TRUTH TABLE**

	Inputs			Outputs		
SDn	CDn	CPn	Dn	On	Ōn	Operating Mode
L	Н	Х	Х	Н	L	Asynchronous Set
Н	L	Х	Х	L	Н	Asynchronous Clear
L	L	Х	Х	Н	Н	Undetermined
Н	Н	1	h	Н	L	
Н	Н	$\uparrow$	1	L	Н	Load and Read Register
Н	Н	1	Х	NC	NC	Hold

H = High Voltage Level

h = High Voltage Level One Setup Time Prior to the Low-to-High Clock Transition

L = Low Voltage Level

= Low Voltage Level One Setup Time Prior to the Low-to-High Clock Transition

NC = No Change

X = High or Low Voltage Level and Transitions are Acceptable

= Low-to-High Transition

For  $I_{CC}$  reasons, DO NOT FLOAT Inputs

#### **MAXIMUM RATINGS**

Symbol	Para	Value	Unit	
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +6.5	V	
V <sub>I</sub>	DC Input Voltage (Note 1)		-0.5 to +6.5	V
Vo	DC Output Voltage (Note 1)	Active-Mode (High or Low State)	-0.5 to V <sub>CC</sub> + 0.5	V
		Tri-State Mode	-0.5 to +6.5	1
		Power-Down Mode (V <sub>CC</sub> = 0 V)	-0.5 to +6.5	1
I <sub>IK</sub>	DC Input Diode Current V <sub>I</sub> < GND		-50	mA
I <sub>OK</sub>	DC Output Diode Current V <sub>O</sub> < GND		-50	mA
I <sub>O</sub>	DC Output Source/Sink Current		±50	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC Supply Current per Supply Pin or Gr	±100	mA	
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C	
TL	Lead Temperature, 1 mm from Case for	10 Seconds	260	°C
TJ	Junction Temperature under Bias		+150	°C
$\theta_{JA}$	Thermal Resistance (Note 1)	SOIC-14	116	°C/W
		TSSOP-14	150	1
P <sub>D</sub>	Power Dissipation in Still Air at 125°C	SOIC-14	116	mW
	TSSOP-14		833	1
MSL	Moisture Sensitivity	•	Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage (Note 3)	Human Body Model	2000	V
		Charged Device Model	N/A	1

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. I<sub>O</sub> absolute maximum rating must be observed.
- Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51–7.
   HBM tested to EIA / JESD22–A114–A. CDM tested to JESD22–C101–A. JEDEC recommends that ESD qualification to EIA/JESD22–A115A (Machine Model) be discontinued.

#### RECOMMENDED OPERATING CONDITIONS

Symbol		Min	Тур	Max	Unit	
V <sub>CC</sub>	Supply Voltage	Operating	1.65	2.5, 3.3	5.5	V
		Data Retention Only	1.5	2.5, 3.3	5.5	1
VI	Digital Input Voltage	•	0	-	5.5	V
Vo	Output Voltage	Active Mode (High or Low State)	0	-	V <sub>CC</sub>	V
		Tri-State Mode	0	-	5.5	1
		Power Down Mode (V <sub>CC</sub> = 0 V)	0	-	5.5	
T <sub>A</sub>	Operating Free-Air Temperature	•	-40	-	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Rate	V <sub>CC</sub> = 1.65 V to 1.95 V	0	-	20	nS/V
		V <sub>CC</sub> = 2.3 V to 2.7 V	0	-	20	
		$V_{IN}$ from 0.8 V to 2.0 V, $V_{CC}$ = 3.0 V	0	-	10	1
		V <sub>CC</sub> = 4.5 V to 5.5 V	0	-	5	1

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

4. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

## DC ELECTRICAL CHARACTERISTICS

				$T_A = -40^{\circ}$	C to +85°C	T <sub>A</sub> = -40°C	to +125°C	
Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Min	Max	Unit
V <sub>IH</sub>	HIGH Level Input Voltage		1.65 – 1.95	0.65 x V <sub>CC</sub>	-	0.65 x V <sub>CC</sub>	_	V
			2.3 – 2.7	1.7	-	1.7	-	
			3.0 – 3.6	2.0	-	2.0	-	
			4.5 – 5.5	0.70 x V <sub>CC</sub>	-	0.70 x V <sub>CC</sub>	-	
V <sub>IL</sub>	LOW Level Input Voltage		1.65 – 1.95	-	0.35 x V <sub>CC</sub>	-	0.35 x V <sub>CC</sub>	V
			2.3 – 2.7	-	0.7	-	0.7	
			3.0 – 3.6	-	0.8	-	0.8	
			4.5 – 5.5	_	0.30 x V <sub>CC</sub>	-	0.30 x V <sub>CC</sub>	
V <sub>OH</sub>	High-Level Output Voltage	$V_I = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -100 \mu A$	1.65 to 5.5	V <sub>CC</sub> - 0.1	_	V <sub>CC</sub> – 0.1	_	V
		I <sub>OH</sub> = -4 mA	1.65	1.29	_	1.29	_	
		$I_{OH} = -8 \text{ mA}$	2.3	1.8	_	1.8	_	
		$I_{OH} = -12 \text{ mA}$	2.7	2.2	_	2.2	-	
		$I_{OH} = -16 \text{ mA}$	3.0	2.4	_	2.4	_	
		$I_{OH} = -24 \text{ mA}$	3.0	2.2	_	2.2	_	
		$I_{OH} = -32 \text{ mA}$	4.5	3.7	-	3.7	-	
$V_{OL}$	Low-Level Output Voltage	$V_I = V_{IH}$ or $V_{IL}$						V
		$I_{OL} = 100 \mu A$	1.65 to 5.5	-	0.1	_	0.1	
		$I_{OL} = 4 \text{ mA}$	1.65	_	0.24	_	0.24	
		$I_{OL} = 8 \text{ mA}$	2.3	_	0.3	_	0.3	
		$I_{OL} = 12 \text{ mA}$	2.7	_	0.4	_	0.4	
		$I_{OL} = 16 \text{ mA}$	3.0	-	0.4	_	0.4	
		$I_{OL} = 24 \text{ mA}$	3.0	_	0.55	_	0.55	
		$I_{OL} = 32 \text{ mA}$	4.5	_	0.6	_	0.6	
II	Input Leakage Current	V <sub>I</sub> = 0 to 5.5 V	3.6	-	±5.0	-	±5.0	μΑ
I <sub>OFF</sub>	Power Off Leakage Current	V <sub>I</sub> = 5.5 V or V <sub>O</sub> = 5.5 V	0	-	10	-	10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	V <sub>I</sub> = 5.5 V or GND	3.6	-	10	-	10	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6 \text{ V}$	2.3 to 3.6	-	500	-	500	μΑ

## AC ELECTRICAL CHARACTERISTICS

				$T_A = -40^{\circ}$	C to +85°C	$T_A = -40^{\circ}C$	to +125°C	
Symbol	Parameter	Test Condition	V <sub>CC</sub> (V)	Min	Max	Min	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay,	Waveform 1	1.65 to 1.95	-	12.5	-	12.5	ns
	CPn to (On or $\overline{O}$ n)		2.3 to 2.7	-	8.4	-	8.4	
			2.7	_	8.0	-	8.0	
			3.0 to 3.6	_	7.0	-	7.0	
			4.5 to 5.5	_	5.0	-	5.0	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay,	Waveform 2	1.65 to 1.95	_	12.5	-	12.5	ns
	$(\overline{SD}n \text{ or } \overline{CD}n) \text{ to } (On \text{ or } \overline{O}n)$		2.3 to 2.7	_	8.4	-	8.4	
			2.7	_	8.0	-	8.0	
			3.0 to 3.6	_	7.0	-	7.0	
			4.5 to 5.5	-	5.0	_	5.0	

## AC ELECTRICAL CHARACTERISTICS (continued)

				$T_A = -40^{\circ}C$	C to +85°C	T <sub>A</sub> = -40°C	to +125°C	
Symbol	Parameter	Test Condition	V <sub>CC</sub> (V)	Min	Max	Min	Max	Unit
f <sub>max</sub>	Clock Pulse Frequency	Waveform 1	1.65 to 1.95	90	-	90	-	MHz
			2.3 to 2.7	150	-	150	_	
			2.7	150	-	150	_	
			3.0 to 3.6	150	-	150	_	
			4.5 to 5.5	150	-	150	_	
ts	Setup Time,	Waveform 1	1.65 to 1.95	4.0	-	4.0	_	ns
	HIGH or LOW Dn to CPn		2.3 to 2.7	4.0	-	4.0	_	
			2.7	2.5	-	2.5	_	
			3.0 to 3.6	2.5	-	2.5	_	
			4.5 to 5.5	2.5	-	2.5	-	
t <sub>h</sub>	Hold Time,	Waveform 1	1.65 to 1.95	2.0	-	2.0	-	ns
	HIGH or LOW Dn to CPn		2.3 to 2.7	2.0	-	2.0	-	
			2.7	1.5	-	1.5	_	
			3.0 to 3.6	1.5	_	1.5	_	
			4.5 to 5.5	1.5	_	1.5	_	
t <sub>W</sub>	Pulse Width,	Waveform 4	1.65 to 1.95	4.0	_	4.0	_	ns
	CPn HIGH or LOW		2.3 to 2.7	4.0	_	4.0	_	
			2.7	3.3	_	3.3	_	
			3.0 to 3.6	3.3	_	3.3	_	
			4.5 to 5.5	3.3	_	3.3	_	
	Pulse Width,	Waveform 4	1.65 to 1.95	4.0	_	4.0	_	ns
	SDn or CDn LOW		2.3 to 2.7	4.0	_	4.0	_	
			2.7	3.6	_	3.6	_	
			3.0 to 3.6	3.3	_	3.3	_	
			4.5 to 5.5	3.3	_	3.3	_	
t <sub>rec</sub>	Recovery Time, SDn or CDn TO CPn	Waveform 3	1.65 to 1.95	4.5	_	4.5	_	ns
	SDn or CDn TO CPn		2.3 to 2.7	4.5	_	4.5	_	
			2.7	3.0	_	3.0	_	
			3.0 to 3.6	2.5	-	2.5	_	
			4.5 to 5.5	2.5	_	2.5	_	
toshL,	Output to Output Skew		1.65 to 1.95	_	-	_	_	ns
toslh			2.3 to 2.7	_	-	_	_	
			2.7	_	-	_	_	
			3.0 to 3.6	_	1.0	_	1.0	
			4.5 to 5.5	_	_	_	_	

<sup>5.</sup> Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter guaranteed by design.


#### **DYNAMIC SWITCHING CHARACTERISTICS**

			T <sub>A</sub> = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Units
V <sub>OLP</sub>	Dynamic LOW Peak Voltage (Note 6)	$\begin{array}{c} V_{CC} = 3.3 \text{ V, } C_{L} = 50 \text{ pF, } V_{IH} = 3.3 \text{ V, } V_{IL} = 0 \text{ V} \\ V_{CC} = 2.5 \text{ V, } C_{L} = 30 \text{ pF, } V_{IH} = 2.5 \text{ V, } V_{IL} = 0 \text{ V} \end{array}$		0.8 0.6		V V
V <sub>OLV</sub>	Dynamic LOW Valley Voltage (Note 6)	$V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$ $V_{CC} = 2.5 \text{ V}, C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{ V}, V_{IL} = 0 \text{ V}$		-0.8 -0.6		V

<sup>6.</sup> Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

## **CAPACITIVE CHARACTERISTICS**


Symbol	Parameter	Condition	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	10 MHz, $V_{CC}$ = 3.3 V, $V_{I}$ = 0 V or $V_{CC}$	25	pF




Test	Switch Position
t <sub>PLH</sub> / t <sub>PHL</sub>	Open
t <sub>PLZ</sub> / t <sub>PZL</sub>	$V_{LOAD}$
t <sub>PHZ</sub> / t <sub>PZH</sub>	GND

 $C_L$  includes probe and jig capacitance  $R_T$  is  $Z_{OUT}$  of pulse generator (typically 50  $\Omega)$  f = 1 MHz,  $t_W$  = 500 ns


Figure 3. Test Circuit




WAVEFORM 1 – PROPAGATION DELAYS, SETUP AND HOLD TIMES  $t_R=t_F=2.5~ns,~10\%~to~90\%;~f=1~MHz;~t_W=500~ns$ 



 $t_R = t_F = 2.5 \text{ ns}, \ 10\% \text{ to } 90\%; \ f = 1 \text{ MHz}; \ t_W = 500 \text{ ns}$  Figure 4. AC Waveforms





#### WAVEFORM 4 - PULSE WIDTH

 $t_R$  =  $t_F$  = 2.5 ns (or fast as required) from 10% to 90%; Output requirements:  $V_{OL} \le$  0.8 V,  $V_{OH} \ge$  2.0 V

V <sub>CC</sub> , V	$R_L,\Omega$	C <sub>L</sub> , pF	V <sub>LOAD</sub>	V <sub>m</sub> , V	V <sub>Y</sub> , V
1.65 to 1.95	500	30	2 x V <sub>CC</sub>	V <sub>CC</sub> / 2	0.15
2.3 to 2.7	500	30	2 x V <sub>CC</sub>	V <sub>CC</sub> / 2	0.15
2.7	500	50	6 V	1.5	0.3
3.0 to 3.6	500	50	6 V	1.5	0.3
4.5 to 5.5	500	50	2 x V <sub>CC</sub>	V <sub>CC</sub> / 2	0.3

Figure 4. AC Waveforms (Continued)

#### **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
MC74LCX74DG	LCX74G	SOIC-14 (Pb-Free, Halide Free)	55 Units / Rail
MC74LCX74DR2G	LCX74G	SOIC-14 (Pb-Free, Halide Free)	2500 Units / Tape & Reel
MC74LCX74DTG	LCX 74	TSSOP-14 (Pb-Free, Halide Free)	96 Units / Rail
MC74LCX74DTR2G	LCX 74	TSSOP-14 (Pb-Free, Halide Free)	2500 Units / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*-</sup>Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.








△ 0.10


SOIC-14 NB CASE 751A-03 ISSUE L

**DATE 03 FEB 2016** 










- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
  - ASME Y14.5M, 1994.
    CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT
- MAXIMUM MATERIAL CONDITION.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
- 5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	1.35	1.75	0.054	0.068
A1	0.10	0.25	0.004	0.010
АЗ	0.19	0.25	0.008	0.010
b	0.35	0.49	0.014	0.019
D	8.55	8.75	0.337	0.344
Е	3.80	4.00	0.150	0.157
e	1.27 BSC		0.050 BSC	
Н	5.80	6.20	0.228	0.244
h	0.25	0.50	0.010	0.019
L	0.40	1.25	0.016	0.049
М	0 °	7°	0 °	7°

#### **GENERIC MARKING DIAGRAM\***




XXXXX = Specific Device Code Α = Assembly Location

WL = Wafer Lot Υ = Year WW = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

# **SOLDERING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

C SEATING PLANE

#### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-14 NB		PAGE 1 OF 2	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### SOIC-14 CASE 751A-03 ISSUE L

## DATE 03 FEB 2016


STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 9. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON ANODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**DATE 17 FEB 2016** 





- NOTES.

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION A DOES NOT INCLUDE MOLD
- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  DIMENSION B DOES NOT INCLUDE
- INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL
- INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

  DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

  TERMINAL NUMBERS ARE SHOWN FOR DEEEDENIC OMITY.
- REFERENCE ONLY.
  DIMENSION A AND B ARE TO BE
- DETERMINED AT DATUM PLANE -W-

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	o °	8 °	o °	a °

#### **GENERIC MARKING DIAGRAM\***



= Assembly Location


= Wafer Lot = Year = Work Week W

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

# **RECOMMENDED SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

