

MOSFET - N-Channel, POWERTRENCH®

80 V, 100 A, 4.2 m Ω

FDD86367

Features

- Typical $R_{DS(on)} = 3.3 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 80 \text{ A}$
- Typical $Q_{g(tot)} = 68 \text{ nC}$ at $V_{GS} = 10 \text{ V}$, $I_D = 80 \text{ A}$
- UIS Capability
- This Device is Pb–Free, Halogen Free/BFR Free and is RoHS Compliant

Applications


- PowerTrain Management
- · Solenoid and Motor Drivers
- Integrated Starter/Alternator
- Primary Switch for 12 V Systems

MOSFET MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)


Symbol	Parameter	Ratings	Unit
VDSS	Drain-to-Source Voltage	80	V
Vgs	Gate-to-Source Voltage	±20	V
I _D		100	Α
	Pulsed Drain Current $T_C = 25$ °C	See Figure 4	
EAS	Single Pulse Avalanche Energy (Note 2)	82	mJ
P _D	Power Dissipation	227	W
	Derate Above 25°C	1.52	W/°C
T _J , T _{STG}	Operating and Storage Temperature	–55 to + 175	°C
$R_{\theta JC}$	Thermal Resistance, Junction to Case	0.66	°C/W
$R_{\theta JA}$	Maximum Thermal Resistance, Junction to Ambient (Note 3)	52	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Current is limited by bondwire configuration.
- 2. Starting T_J = 25°C, \dot{L} = 40 μ H, I_{AS} = 64 A, V_{DD} = 80 V during inductor charging and V_{DD} = 0V during time in avalanche.
- 3. $R_{\theta JA}$ is the sum of the junction–to–case and case–to–ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{qJC} is guaranteed by design, while $R_{\theta JA}$ is determined by the board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2oz copper.



N-Channel



DPAK3 (TO-252 3 LD) CASE 369AS

MARKING DIAGRAM

\$Y&Z&3&K FDD 86367

FDD86367 = Specific Device Code \$Y = **onsemi** Logo &Z = Assembly Plant Code &3 = 3-Digit Date Code

&K = 2-Digits Lot Run Traceability Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Reel Size	Tape Width	Shipping [†]
FDD86367	FDD86367	DPAK3 (TO-252 3 LD) (Pb-Free)	13"	16 mm	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Condition		Min	Тур	Max	Unit
OFF CHA	ARACTERISTICS	•			•		
B _{VDSS}	Drain-to-Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V		80	_	_	V
I _{DSS}	Drain-to-Source Leakage Current	V _{DS} = 80 V, T _J = 25°C		_	-	1	mA
		V _{GS} = 0 V	T _J = 175°C (Note 4)	-	-	1	mA
I _{GSS}	Gate-to-Source Leakage Current	V _{GS} = ±20 V		-	_	±100	nA
ON CHAI	RACTERISTICS				•	•	
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250$	μΑ	2	3	4	V
R _{DS(on)}	Drain to Source On Resistance	I _D = 80 A,	T _J = 25°C	-	3.3	4.2	mΩ
		V _{GS} = 10 V	T _J = 175°C (Note 4)	-	6.6	8.4	mΩ
DYNAMIC	C CHARACTERISTICS					•	
C _{iss}	Input Capacitance	V _{DS} = 40 V, V _{GS} = 0 V, f = 1 MHz		-	4840	_	pF
C _{oss}	Output Capacitance			-	814	_	pF
C _{rss}	Reverse Transfer Capacitance			-	31	_	pF
R _g	Gate Resistance	V _{GS} = 0.5 V, f = 1 MHz		-	2.3	_	Ω
Q _{g(ToT)}	Total Gate Charge	V _{GS} = 0 to 10 V	V _{DD} = 40 V,	-	68	88	nC
Q _{g(th)}	Threshold Gate Charge	V _{GS} = 0 to 2 V	I _D = 80 A	_	8.8	_	nC
Q _{gs}	Gate-to-Source Gate Charge	V _{DD} = 40 V, I _D = 80 A		-	22	_	nC
Q _{gd}	Gate-to-Drain "Miller" Charge			-	14	_	nC
SWITCHI	NG CHARACTERISTICS				•	•	
t _{on}	Turn-On Time	$V_{DD} = 40 \text{ V}, I_D = 80 \text{ A}, V_{GS} = 10 \text{ V},$		-	_	104	ns
t _{d(on)}	Turn-On Delay	$R_{GEN} = 6 \Omega$		_	20	_	ns
t _r	Rise Time			-	49	_	ns
t _{d(off)}	Turn-Off Delay			-	36	_	ns
t _f	Fall Time			-	16	_	ns
t _{off}	Turn-Off Time			-	_	80	ns
DRAIN-S	SOURCE DIODE CHARACTERISTICS	-					
V _{SD}	Source-to-Drain Diode Voltage	I _{SD} = 80 A, V _{GS} = 0 V I _{SD} = 40 A, V _{GS} = 0 V		-	_	1.3	V
				-	-	1.2	V
t _{rr}	Reverse-Recovery Time	V _{DD} = 64 V, I _F = 80 A	A, dI _{SD} /dt = 100 A/μs	-	68	102	ns
Q _{rr}	Reverse-Recovery Charge	1 1		-	66	106	nC
	•	•			•	•	•

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. The maximum value is specified by design at T_J = 175°C. Product is not tested to this condition in production.

TYPICAL CHARACTERISTICS



200 CURRENT LIMITED VGS = 10 V BY SILICON ID, DRAIN CURRENT (A) 160 CURRENT LIMITED BY PACKAGE 120 80 40 50 75 100 125 150 175 200 25 T_C, CASE TEMPERATURE (°C)

Figure 1. Normalized Power Dissipation vs. Case Temperature

Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

TYPICAL CHARACTERISTICS (continued)





Figure 5. Forward Bias Safe Operating Area



NOTE: Refer to ON Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching Capability




Figure 7. Transfer Characteristics




Figure 8. Forward Diode Characteristics




Figure 9. Saturation Characteristics




Figure 10. Saturation Characteristics

TYPICAL CHARACTERISTICS (continued)




Figure 11. R_{DSON} vs. Gate Voltage




Figure 12. Normalized RDSON vs. Junction Temperature




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 14. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 15. Capacitance vs. Drain to Source Voltage




Figure 16. Gate Charge vs. Gate to Source Voltage

POWERTRENCH is registered trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





SFF NOTE D

DPAK3 6.10x6.54x2.29, 4.57P CASE 369AS **ISSUE B**

DATE 20 DEC 2023

- NOTES: UNLESS OTHERWISE SPECIFIED

 A) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE F, VARIATION AA.

 B) ALL DIMENSIONS ARE IN MILLIMETERS.


 C) DIMENSIONING AND TOLERANCING PER

 - D)


F)

DIMENSIONING AND TOLERANCING PER
ASME Y14.5M-2018.
SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED
CORNERS OR EDGE PROTRUSION.
FOR DIGDE PRODUCTS, L4 IS 0.25 MM MAX PLASTIC BODY
STUB WITHOUT CENTER LEAD.
DIMENSIONS ARE EXCLUSIVE OF BURRS,
MOLD FLASH AND TIE BAR EXTRUSIONS.
LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD
T0228P991X239-3N.

A



DETAIL A (ROTATED -90°) SCALE: 12X



DIM	MILLIMETERS			
ויונע	MIN.	N□M.	MAX.	
Α	2.18	2.29	2.39	
A1	0.00 -		0.127	
b	0.64	0.77	0.89	
b2	0.76	0.95	1.14	
b3	5.21	5.34	5.46	
C	0.45	0.53	0.61	
c2	0.45	0.52	0.58	
D	5.97	6.10	6.22	
D1	5.21			
E	6.35	6.54	6.73	
E1	4.32			
е	2.2	286 BS	С	
e1	4.572 BSC			
Н	9.40	9.91	10.41	
L	1.40	1.59	1.78	
L1	2.90 REF			
L2	0.51 BSC			
L3	0.89	1.08	1.27	
L4			1.02	
θ	0°		10°	



◆ 0.25 M A M C

NON-DIDDE PRODUCTS VERSION

Æ

c2

0.10 B

NON-DIODE PRODUCTS VERSION

LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

XXXXXX XXXXXX AYWWZZ

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

XXXX = Specific Device Code

= Assembly Location Α

= Year

WW = Work Week

77 = Assembly Lot Code

DOCUMENT NUMBER:

98AON13810G

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION:

DPAK3 6.10x6.54x2.29, 4.57P

PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales