


# EZ-PD™ PMG1-S1 Power Delivery MCU Gen 1

## EZ-PD™ PMG1 family general description

EZ-PD™ PMG1 (Power Delivery MCU Gen1) is a family of high-voltage USB-C Power Delivery (PD) microcontrollers (MCU). These chips include an Arm® Cortex®-M0/M0+ CPU and USB-C PD controller along with analog and digital peripherals. EZ-PD™ PMG1 is targeted for any embedded system that provides/consumes power to/from a high-voltage USB-C PD port and leverages the microcontroller to provide additional control capability. [Figure 1](#) shows the EZ-PD™ PMG1 family segmentation.



**Figure 1** PMG1 family segmentation

## EZ-PD™ PMG1 family general description

**Table 1** shows the comparison of features of different MCUs of the EZ-PD™ PMG1 family.

**Table 1 Comparison of features of different MCUs of the EZ-PD™ PMG1 family**

Subsystem or range	Item	PMG1-S0	PMG1-S1	PMG1-S2	PMG1-S3
CPU and memory subsystem	Core	Arm® Cortex®-M0	Arm® Cortex®-M0	Arm® Cortex®-M0	Arm® Cortex®-M0+
	Max. freq (MHz)	48	48	48	48
	Flash (KB)	64	128	128	256
	SRAM (KB)	8	12	8	32
Power delivery	Power delivery ports	1	1	1	1 port for 48-pin QFN 2 ports for 97-ball VFBGA
	Role	DRP	DRP	DRP	DRP
	MOSFET gate drivers	2x PFET	2x PFET	2x NFET	Flexible 2x NFET
	Fault protections	VBUS OVP, UVP, and OCP; SCP (for source configuration only)	VBUS OVP, UVP, and OCP; SCP and RCP (for source configuration only)	VBUS OVP, UVP, and OCP	VBUS OVP, UVP, and OCP; SCP and RCP (for source configuration only)
USB	Integrated full speed USB 2.0 device with Billboard class support	No	No	Yes	Yes
Voltage range	Supply (V)	VDDD (2.7–5.5) VBUS (4–21.5)	VSYS (2.75–5.5) VBUS (4–21.5)	VSYS (2.7–5.5) VBUS (4–21.5)	VSYS (2.8–5.5) VBUS (4–28)
	IO (V)	1.71–5.5	1.71–5.5	1.71–5.5	1.71–5.5
Digital	SCB (configurable as I <sup>2</sup> C/UART/SPI)	2	4	4	7 for 48-pin QFN (out of which only 5 can be configured as SPI and UART) 8 for 97-ball VFBGA
	TCPWM block (configurable as timer, counter or pulse width modulator)	4	2	4	8
	Hardware authentication block (Crypto)	No	No	Yes (AES-128/192/256, SHA1, SHA2-224, SHA2-256, PRNG, CRC)	Yes (AES-128, SHA2-256, TRNG, vector unit)
Analog	ADC	2x 8-bit SAR	1x 8-bit SAR	2x 8-bit SAR	2x 8-bit SAR 1x 12-bit SAR
	On-chip temperature sensor	Yes	Yes	Yes	Yes
Direct memory access (DMA)	DMA	No	No	No	Yes

## EZ-PD™ PMG1 family general description

**Table 1 Comparison of features of different MCUs of the EZ-PD™ PMG1 family (continued)**

Subsystem or range	Item	PMG1-S0	PMG1-S1	PMG1-S2	PMG1-S3
GPIO	Max # of I/Os	12 (10+2 fail-safe)	17 (15+2 fail-safe)	20 (18+2 fail-safe)	26 (24+2 fail-safe) for 48-pin QFN 50 (48+2 fail-safe) for 97-ball VFBGA
Charging standard	Charging source	BC 1.2, AC, AFC, and QC 3.0	BC 1.2, AC	BC 1.2, AC	BC 1.2, AC, AFC, and QC 3.0
	Charging sink	BC 1.2, AC, and QC 2.0	BC 1.2, AC	BC 1.2, AC	BC 1.2, AC, and QC 2.0
ESD protection	ESD protection	Yes (Human body model and charged device model)	Yes (Human body model and charged device model)	Yes (Human body model and charged device model)	Yes (Human body model and charged device model)
Packages	Package options	24-QFN (4 × 4 mm, 0.6 mm pitch)	40-QFN (6 × 6 mm, 0.6 mm pitch) / 42-CSP (2.63 × 3.18 mm, 0.55 mm pitch)	40-QFN (6 × 6 mm, 0.6 mm pitch) / 42-CSP (2.63 × 3.18 mm, 0.55 mm pitch)	48-QFN (6 × 6 mm, 0.6 mm pitch) / 97-BGA (6 × 6 mm, 0.5 mm and 1.0 mm pitch)

The rest of this document discusses the EZ-PD™ PMG1-S1 device in detail.

---

## EZ-PD™ PMG1-S1 general description

### **EZ-PD™ PMG1-S1 general description**

EZ-PD™ PMG1-S1 has a 32-bit, 48-MHz Arm® Cortex®-M0 processor with 128-KB flash, a complete Type-C USB PD transceiver with all termination resistors  $R_P$ ,  $R_D$ , and dead battery  $R_D$ . It can be used in upstream facing port (UFP), downstream facing port (DFP), and dual-role-power (DRP) applications. It is available in a 40-pin QFN package.

## **Features**

- **32-bit MCU subsystem**

- 48-MHz Arm® Cortex® -M0 CPU
- 128-KB flash
- 12-KB SRAM
- 16K SROM to free flash space (8 KB of boot SROM and 8 KB of user SROM)

- **Type-C/USB PD blocks**

- Supports latest USB PD 3.0 specification
- Fast role swap (FRS)
- Extended data messaging (EDM)
- Integrated current sources for downstream facing port (DFP)<sup>[1]</sup> role ( $R_P$ )
  - 500/900 mA
  - 1.5 A
  - 3 A
- Integrated  $R_D$  resistor for UFP<sup>[2]</sup> role
- Integrated VCONN FETs to power EMCA cables
- Integrated dead battery termination
- Integrated high-voltage protection on CC and SBU pins to protect against accidental shorts to the VBUS pin on the Type-C connector

- **Legacy charging (source and sink)**

- BCv1.2
- Apple

- **MUX**

- Integrated USB2.0 analog MUX for USB 2.0 high-speed (HS) data
- Integrated SBU analog MUX for Alternate Modes (DisplayPort)

- **Integrated VBUS load switch controller**

- Supports up to 20 V on VBUS provider path
- Slew rate controlled gate driver, tolerant to 24 V, to drive external VBUS PFET on the provider path
- Gate driver, tolerant to 24 V, to drive external VBUS PFET on the consumer path
- Configurable hardware-controlled VBUS overvoltage protection (OVP), undervoltage protection (UVP), overcurrent protection (OCP), short circuit protection (SCP), and reverse current protection (RCP)
- VBUS high-side current sense amplifier capable of measuring current across 5-mΩ series resistance
- In response to FRS request, turns off consumer PFET and turns on provider PFET

- **LDO**

- Integrated high-voltage LDO operational up to 21.5 V for dead battery mode operation

- **Interfaces**

- Two integrated timers and counters to meet response times required by the USB PD protocol
- Four run-time serial communication blocks (SCBs) with reconfigurable I<sup>2</sup>C, SPI, or UART functionality

## **Notes**

1. DFP refers to power source.
2. UFP refers to power sink.

---

## Features

- **Clocks and oscillators**

- Integrated oscillator eliminating the need for an external clock

- **Power**

- VSYS (2.75 V–5.5 V)
- VBUS (4 V–21.5 V)

- **Fail-safe**

- I<sup>2</sup>C pins from SCB0 are fail-safe pins

- **Packages**


- 6.0 mm × 6.0 mm, 0.6 mm, 40-pin QFN
- Supports industrial temperature range (−40°C to +85°C)

- **Software tool**

- ModusToolbox™

Block diagram

## Block diagram



## Table of contents

**Table of contents**

<b>EZ-PD™ PMG1 family general description .....</b>	<b>1</b>
<b>EZ-PD™ PMG1-S1 general description .....</b>	<b>4</b>
<b>Features .....</b>	<b>4</b>
<b>Block diagram .....</b>	<b>6</b>
<b>Table of contents .....</b>	<b>7</b>
<b>1 Development support .....</b>	<b>9</b>
1.1 Documentation .....	9
1.2 Online .....	9
1.3 Tools .....	9
1.4 ModusToolbox™ IDE and the EZ-PD™ PMG1 SDK .....	9
<b>2 Functional overview .....</b>	<b>10</b>
2.1 CPU and memory subsystem .....	10
2.1.1 CPU .....	10
2.1.2 Flash .....	10
2.1.3 SRAM .....	10
2.1.4 SROM .....	10
2.2 USB PD subsystem .....	10
2.2.1 USB PD physical layer .....	10
2.2.2 VCONN FET .....	10
2.2.3 8-bit SAR ADC .....	10
2.2.4 USB 2.0 MUX .....	11
2.2.5 SBU MUX .....	11
2.2.6 Load switch controller .....	11
2.2.7 Charger detect .....	12
2.2.8 High-voltage tolerant SBU and CC lines .....	12
2.2.9 CSA .....	12
2.2.10 Slew-rate controllable gate driver .....	12
2.3 Fixed-function digital .....	13
2.3.1 Timer/counter/PWM block .....	13
2.3.2 SCB .....	13
2.3.3 GPIO interface .....	13
2.3.4 Fail-safe GPIOs .....	13
<b>3 Power system overview .....</b>	<b>14</b>
<b>4 Pinouts .....</b>	<b>15</b>
<b>5 Application diagrams .....</b>	<b>19</b>
<b>6 Electrical specifications .....</b>	<b>21</b>
6.1 Absolute maximum ratings .....	21
6.2 Pin based absolute maximum ratings .....	22
6.3 Device-level specifications .....	23
6.3.1 DC specifications .....	23
6.3.2 CPU .....	24
6.3.3 GPIO .....	24
6.4 Digital peripherals .....	27
6.4.1 Pulse width modulation (PWM) for GPIO pins .....	27
6.4.2 I2C .....	27
6.4.3 UART .....	27
6.4.4 SPI .....	27
6.4.5 Memory .....	28
6.5 System resources .....	29
6.5.1 Power-on reset (POR) with brownout .....	29
6.5.2 SWD interface .....	29

## Table of contents

6.5.3 Internal main oscillator .....	29
6.5.4 Internal low-speed oscillator .....	29
6.5.5 PD.....	30
6.5.6 ADC .....	31
6.5.7 Charger detect .....	31
6.5.8 VSYS switch .....	31
6.5.9 CSA.....	32
6.5.10 VBUS UV/OV.....	33
6.5.11 Consumer side PFET gate driver .....	33
6.5.12 Provider side PFET gate driver .....	34
6.5.13 Provider side PFET RCP .....	36
6.5.14 SBU MUX.....	37
6.5.15 USB 2.0 MUX .....	39
6.5.16 VCONN switch .....	40
6.5.17 VBUS .....	41
<b>7 Ordering information .....</b>	<b>42</b>
7.1 Ordering code definitions.....	42
<b>8 Packaging .....</b>	<b>43</b>
<b>9 Acronyms .....</b>	<b>44</b>
<b>10 Document conventions .....</b>	<b>47</b>
10.1 Units of measure .....	47
<b>Revision history .....</b>	<b>48</b>

---

Development support

## 1 Development support

The EZ-PD™ PMG1 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit [USB-C High Voltage Microcontrollers](#).

### 1.1 Documentation

A suite of documentation supports the EZ-PD™ PMG1 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

**ModusToolbox™ tools package user guide:** A step-by-step guide for using ModusToolbox™ (MTB). The software user guide shows you how MTB build process works in detail, how to use source control with MTB, and much more.

**Component datasheets:** The flexibility of EZ-PD™ PMG1 allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all the information needed to select and use a particular component, including functional description, API documentation, example codes, and AC/DC specifications.

**Application notes:** This includes the Getting Started application note and the hardware design guidelines.

**Technical reference manual:** The technical reference manual (TRM) contains all the technical detail you need to use a EZ-PD™ PMG1 device, including a complete description of all EZ-PD™ PMG1 registers. The TRM is available in the Documentation section at [USB-C High Voltage Microcontrollers](#).

### 1.2 Online

In addition to print documentation, the [EZ-PD™ PMG1 MCU forums](#) connect you with fellow users and experts in EZ-PD™ PMG1 from around the world, 24 hours a day, 7 days a week.

### 1.3 Tools

With industry standard cores, programming, and debugging interfaces, the EZ-PD™ PMG1 MCU family is part of a development tool ecosystem.

Visit us at [ModusToolbox™ software](#) for the latest information on the revolutionary, easy to use Eclipse IDE for ModusToolbox™, supported third party compilers, programmers, debuggers, and development kits.

### 1.4 ModusToolbox™ IDE and the EZ-PD™ PMG1 SDK

ModusToolbox™ is an Eclipse-based development environment on Windows, macOS, and Linux platforms that includes the ModusToolbox™ IDE and the EZ-PD™ PMG1 SDK. The ModusToolbox™ IDE brings together several device resources, middleware, and firmware to build an application. ModusToolbox™ can be used to enable and configure device resources and middleware libraries, write C/C++/assembly source code, and program and debug the device.

The PMG1 SDK is the software development kit for the EZ-PD™ PMG1 MCU. The SDK makes it easier to develop firmware for supported devices without the need to understand the intricacies of the device resources.

For additional details on using the ModusToolbox™, refer to the [Getting started with EZ-PD™ PMG1 MCU on ModusToolbox™ software](#) application note and the documentation and help integrated into ModusToolbox™.

---

**Functional overview**

## **2 Functional overview**

### **2.1 CPU and memory subsystem**

#### **2.1.1 CPU**

The heart of the EZ-PD™ PMG1-S1 MCU is a 32-bit Cortex-M0 CPU core running up to 48 MHz. It is optimized for low-power operation with extensive clock gating.

The CPU also includes a serial wire debug (SWD) interface. The debug configuration used for EZ-PD™ PMG1-S1 has four break-point (address) comparators and two watchpoint (data) comparators.

#### **2.1.2 Flash**

The EZ-PD™ PMG1-S1 device has a 128-KB flash module.

#### **2.1.3 SRAM**

EZ-PD™ PMG1-S1 supports 12-KB SRAM.

#### **2.1.4 SROM**

16K SROM to free flash space (8 KB of boot SROM and 8 KB of user SROM).

## **2.2 USB PD subsystem**

This sub-system provides the interface to the USB Type-C port.

### **2.2.1 USB PD physical layer**

The USB-PD sub-system contains the USB-PD physical layer block and supporting circuits. The physical layer consists of a transmitter and receiver that communicate BMC encoded data over the CC as per the PD 3.1 standard, all communication is half-duplex. The physical layer or PHY practices collision avoidance to minimize communication errors on the channel. mechanism is implemented such that messages are limited to Revision 2.0 sizes unless it is discovered that both systems support longer message lengths.

### **2.2.2 VCONN FET**

EZ-PD™ PMG1-S1 has two integrated VCONN FETs to power either CC1 or CC2 pins. There is a power supply input VCONN\_Source pin for providing power to EMCA cables through these VCONN FETs. The FETs can provide 1.5W power per port over the valid VCONN range of 4.85 V to 5.5 V on the CC1/2 pins for EMCA cables. At any given time, only one of the VCONN FETs is ON.

### **2.2.3 8-bit SAR ADC**


The USB PD subsystem contains one 8-bit 125 ksps successive approximation register analog-to-digital converter (SAR ADC). The ADC includes an 8-bit DAC and a comparator. The DAC output forms the positive input of the comparator. The negative input of the comparator is from a 4-input multiplexer. The four inputs of the multiplexer are a pair of aMUX\_a or aMUX\_b line, the bandgap voltage (vbg), or the voltage generated from sourcing current into a diode-connected BJT NPN device

Functional overview

## 2.2.4 USB 2.0 MUX

The USB HS MUX contains a 2x2 cross bar switch to route the system DP and DM lines to the Type-C top or bottom port based on the CC (Type-C plug) orientation. The unused DPLUS and DMINUS top or bottom lines can be connected to a UART (Debug) port. The maximum operating frequency of UART must be 1 Mbps.


The USB 2.0 MUX also contains charger detection/emulation for detecting USB BC1.2 and Apple terminations. The charger detection block is connected to the DP and DM from the system as shown in [Figure 2](#).



**Figure 2** DP/DM switch block diagram

## 2.2.5 SBU MUX

EZ-PD™ PMG1-S1 integrates SBU 4x2 MUX that enables selection between the DisplayPort Alternate Mode and Type-C orientation as shown in [Figure 3](#). Type-C facing SBU pins are protected from accidental short to high-voltage VBUS.



**Figure 3** SBU cross bar switch internal block diagram

## 2.2.6 Load switch controller

PMG1-S1 has an integrated load switch controller with the following functions.

### Overvoltage and undervoltage protection on VBUS

The chip implements an undervoltage/overvoltage (UVOV) detection circuit for the VBUS supply. The thresholds for both UV and OV are programmable.

### VBUS reverse current protection

PMG1-S1 integrates the reverse current protection (RCP) circuitry that has the capability of sensing reverse current that lasts for more than 10 µs and protects the system by shutting down the Gate automatically upon detection of such events.

### VBUS discharge

PMG1-S1 has an integrated high-voltage VBUS discharge circuitry. After cable removal detection, the chip will discharge the residual charge and bring the floating VBUS back to vSafe0V.

### VBUS regulator

PMG1-S1 can operate from two power supplies – VSYS and VBUS. It integrates the regulator (that supports up to 21.5 V) to derive operating supply voltage. The VSYS always takes priority over VBUS. In the absence of VSYS, the regulator powers the chip from VBUS.

---

**Functional overview****Gate drivers for VBUS PFETs**

It has two integrated gate drivers to drive external PFETs on the VBUS provider and consumer path. The VBUS\_P\_CTRL gate driver has an active pull-up, and thus can drive high, low or High-Z. The VBUS\_C\_CTRL gate driver can drive only low or High-Z, thus requiring an external pull-up. These pins are VBUS voltage-tolerant. The load switch controller supports up to 20 V on the VBUS provider path.

**2.2.7 Charger detect**

EZ-PD™ PMG1-S1 integrates battery charger emulation and detection for USB BC.1.2 and Apple charge.

**2.2.8 High-voltage tolerant SBU and CC lines**

The chip supports high-voltage tolerant SBU and CC lines. In the case of SBU/CC short to VBUS through connectors, these lines will be protected internally.

**2.2.9 CSA**

EZ-PD™ PMG1-S1 MCU chip has an integrated high-side current sense amplifier that is capable of detecting current in the order of 100 mA across a 5-mΩ external resistor in the provider path. This is used to monitor the current load and detect system faults such as OCP and SCP while sourcing VBUS to the sink on the Type-C port so that the PD controller can shut down the Provider FET to protect devices.

**2.2.10 Slew-rate controllable gate driver**

EZ-PD™ PMG1-S1 has a programmable slew-rate controllable gate driver, which can help in limiting the in-rush currents during connect events.

---

 Functional overview

## 2.3 Fixed-function digital

### 2.3.1 Timer/counter/PWM block

PMG1-S1 has two TCPWM blocks. The timer/counter/PWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register which is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals which are used as PWM duty cycle outputs. Each TCPWM counter has start, stop, count, reload and capture inputs. In PWM mode, the kill input can be used to force outputs to a pre-determined state; this is used in motor drive systems for instance when an over-current state is indicated and the PWMs driving the FETs need to be shut-off immediately with no time for software intervention.

### 2.3.2 SCB

PMG1-S1 has four SCB blocks that can be configured for I<sup>2</sup>C, SPI, or UART. These blocks implement full multi-master and slave I<sup>2</sup>C interfaces capable of multi-master arbitration.

**I<sup>2</sup>C mode:** I<sup>2</sup>C is compatible with the standard Philips I<sup>2</sup>C specification v3.0. These blocks operate at speeds of up to 1 Mbps and have flexible buffering options to reduce interrupt overhead and latency for the CPU. The SCB blocks support 8-deep FIFOs for Receive (RX) and Transmit (TX), which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time. Data throughput is not a critical consideration for I<sup>2</sup>C.

**UART mode:** This is a full-featured UART operating at speeds of up to 1 Mbps. In addition, it supports the 9-bit multi-processor mode which allows address of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported.

**SPI mode:** The SPI mode supports full Motorola SPI as well as TI SSP (essentially adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI) variants. The SPI block can also utilize the FIFO.

### 2.3.3 GPIO interface

The PMG1-S1 has up to 17 GPIOs including the SCB and SWD pins which can also be used as GPIOs.

The GPIO block implements the following:

- Eight drive strength modes including strong push-pull, resistive pull-up and pull-down, weak (resistive) pull-up and pull-down, open drain and open source, input only, and disabled
- Input threshold select (CMOS or LVTTL)
- Individual control of input and output disables
- Hold mode for latching previous state (used for retaining I/O state in Deep Sleep mode)
- Selectable slew rates for dV/dt related noise control

### 2.3.4 Fail-safe GPIOs

EZ-PD™ PMG1-S1 has two pins (16 and 17) which are fail-safe GPIOs. These are P5.0 and P5.1, which are the I<sup>2</sup>C pins for SCB0. The fail-safe feature ensures that, in the absence of VBUS/VSYS power, a logic high level on these pins due to I<sup>2</sup>C line activity will not back-power the MCU. Therefore, SCB0 can be used for communication with external controller when PMG1-S1 needs to be independently powered from rest of the I<sup>2</sup>C system.


## Power system overview

### 3 Power system overview

**Figure 4** provides an overview of the EZ-PD™ PMG1-S1 power system. EZ-PD™ PMG1-S1 can operate from two possible external supply sources: VBUS (4 V to 21.5 V) or VSYS (2.75 V to 5.5 V). The VBUS supply is regulated inside the chip with a LDO. It has two different power modes: Active and Deep Sleep, transitions between which are managed by the power system. VDDIO is the power supply for most of the GPIOs. VDDD can be shorted to VDDIO. The VCCD pin, the output of the core (1.8 V) regulator, is brought out for connecting a 1 uF capacitor for the regulator stability only. VCCD pin is not supported as a power supply.

**Table 2 EZ-PD™ PMG1-S1 power modes**

Mode	Description
RESET	Power is valid and XRES is not asserted. An internal reset source is asserted or Sleep Controller is sequencing the system out of reset.
ACTIVE	Power is valid and CPU is executing instructions.
DEEP SLEEP	Main regulator and most blocks are shut off. Deep Sleep regulator powers logic, but only the low-frequency clock is available.



**Figure 4 EZ-PD™ PMG1-S1 power system**

## 4 Pinouts

Table 3 Pinout for CYPM1111-40LQXI

Group	40-pin QFN	Pin name	Alternate functions (HSIOM_PORT_SEL)									Description
			ACT #0	ACT #1	ACT #2	ACT #3	DS #0	DS #1	DS #2	DS #3		
GPIO	2	P1.0			scb1_uart_rx		swd_clk		scb1_spi_select			GPIO, SCB1, serial wire debug clock
	3	P1.1	ext_clk_0		scb1_uart_tx	tcpwm0_overflow			scb1_spi_mosi	scb1_i2c_sda		GPIO, TCPWM0, SCB1, external clock connection
	4	P1.2	tcpwm0_line	tcpwm0_compare_match	scb1_uart_cts				scb1_spi_miso	scb1_i2c_scl		GPIO, TCPWM0, SCB1
	5	P1.3			scb1_uart_rts	tcpwm1_overflow			scb1_spi_clk			GPIO, TCPWM1, SCB1
	6	P1.4	tcpwm1_line	tcpwm1_compare_match			swd_data					GPIO, TCPWM1, serial wire debug data
	13	P2.0			scb3_uart_cts			scb3_spi_select		scb3_i2c_scl		GPIO, SCB3
	14	P2.1			scb3_uart_rts			scb3_spi_mosi		scb3_i2c_sda		GPIO, SCB3
	15	P2.2			scb0_uart_cts			scb0_spi_select				GPIO, SCB0
	18	P3.0			scb0_uart_rx		usbpd_hpd	scb0_spi_clk				GPIO, SCB0, Hot Plug Detect for DisplayPort Alt mode
	20	P3.1			scb2_uart_cts				scb2_spi_select	scb2_i2c_sda		GPIO, SCB2
	21	P3.2			scb2_uart_rts				scb2_spi_mosi	scb2_i2c_scl		GPIO, SCB2
	29	P4.0	ext_clk_1		scb2_uart_tx				scb2_spi_miso			GPIO, SCB2, external clock connection
	30	P4.1			scb2_uart_rx				scb2_spi_clk			GPIO, SCB2
	16	P5.0			scb0_uart_rts		swd_data(alt)	scb0_spi_mosi		scb0_i2c_sda		GPIO, SCB0, serial wire debug data (alternate)
	17	P5.1			scb0_uart_tx		swd_clk(alt)	scb0_spi_miso		scb0_i2c_scl		GPIO, SCB0, serial wire debug clock (alternate)
Reset	10	XRES										Reset input to the MCU
MUXes/ switches	34	SBU_2										Type-C auxiliary signal for DisplayPort – connector side
	35	SBU_1										Type-C auxiliary signal for DisplayPort – connector side
	36	AUX_P										Type-C auxiliary signal for DisplayPort – system side
	37	AUX_N										Type-C auxiliary signal for DisplayPort – system side
	38	P0.0/LSTX			scb3_uart_tx			scb3_spi_miso				GPIO, SCB3
	39	P0.1/LSRX			scb3_uart_rx			scb3_spi_clk				GPIO, SCB3

Table 3 Pinout for CYPM1111-40LQXI (continued)

Group	40-pin QFN	Pin name	Alternate functions (HSIOM_PORT_SEL)								Description
			ACT #0	ACT #1	ACT #2	ACT #3	DS #0	DS #1	DS #2	DS #3	
USB FS	23	USBDP_SYS									Connection to USB 2.0 DP line of the host/device
	24	USBDM_SYS									Connection to USB 2.0 DM line of the host/device
	25	USBDM_BOT									Connection to Type-C D- bottom pin. Keep trace length less than 2 inch
	26	USBDP_BOT									Connection to Type-C D+ bottom pin. Keep trace length less than 2 inch
	27	USBDM_TOP									Connection to Type-C D- top pin. Keep trace length less than 2 inch
	28	USBDP_TOP									Connection to Type-C D+ top pin. Keep trace length less than 2 inch
USB PD Type-C	9	CC1									Connect to Type-C CC1 pin. Filter noise with 390-pF capacitor to GND
	7	CC2									Connect to Type-C CC2 pin. Filter noise with 390-pF capacitor to GND
VBUS OCP/SCP/RCP	1	CSP									Current Sense Positive input pin.
	40	CSN									Current Sense Negative input pin
VBUS PFET control	11	VBUS_P_CTRL									Slew Rate controlled output pin for enable/disable Provider side PFET 0: Path ON, High Z: Path OFF
	12	VBUS_C_CTRL									Output pin to enable/disable Consumer side PFET 0: Path ON, High Z: Path OFF

Table 3 Pinout for CYPM1111-40LQXI (continued)


Group	40-pin QFN	Pin name	Alternate functions (HSIOM_PORT_SEL)								Description
			ACT #0	ACT #1	ACT #2	ACT #3	DS #0	DS #1	DS #2	DS #3	
Power	19	VSYS									Supply input (2.75 V–5.5 V) for PD subsystem and System resources.
	22	VBUS									Supply input (4 V–21.5 V) for VBUS to 3.3-V regulator. This pin also discharges VBUS using internal pull-down and also has monitors for overvoltage and undervoltage conditions.
	8	VCONN_source									4.85-V to 5.5-V supply input to power EMCA cables. Connected to CC1 or CC2 using low impedance switches. NA for UFP/Sink only applications
	31	VDDD									Output of VBUS to 3.3-V regulator or connected to VSYS using switch. Bypass with cap to gnd. This pin can drive 2-mA external load.
	32	VDDIO									1.71 V–5.5 V supply for I/Os
	33	VCCD									1.8-V regulator output for filter capacitor. This pin cannot drive external load
	GND	EPAD	VSS								Ground

## Pinouts

**Table 4** provides the various configuration options for the serial interfaces.

**Table 4 SCBs and their functionality**


Port	40-pin QFN	SCB function			GPIO functionality
Pin	Pin number	UART	SPI	I2C	
P5.0	16	UART_0_RTS	SPI_0_MOSI	I2C_0_SDA	GPIO
P5.1	17	UART_0_TX	SPI_0_MISO	I2C_0_SCL	GPIO
P3.0	18	UART_0_RX	SPI_0_CLK	-	GPIO
P2.2	15	UART_0_CTS	SPI_0_SEL	-	GPIO
P1.0	2	UART_1_RX	SPI_1_SEL	-	SWD_CLK/GPIO
P1.1	3	UART_1_TX	SPI_1_MOSI	I2C_1_SDA	GPIO
P1.2	4	UART_1_CTS	SPI_1_MISO	I2C_1_SCL	GPIO
P1.3	5	UART_1_RTS	SPI_1_CLK	-	GPIO
P3.1	20	UART_2_CTS	SPI_2_SEL	I2C_2_SDA	GPIO
P3.2	21	UART_2_RTS	SPI_2_MOSI	I2C_2_SCL	GPIO
P4.0	29	UART_2_TX	SPI_2_MISO	-	GPIO
P4.1	30	UART_2_RX	SPI_2_CLK	-	GPIO
P2.0	13	UART_3_CTS	SPI_3_SEL	I2C_3_SCL	GPIO
P2.1	14	UART_3_RTS	SPI_3_MOSI	I2C_3_SDA	GPIO
P0.0	38	UART_3_TX	SPI_3_MISO	-	GPIO
P0.1	39	UART_3_RX	SPI_3_CLK	-	GPIO



**Figure 5 40-pin QFN pin map (top view) for CYPM1111-40LQXI**

## 5 Application diagrams

**Figure 6** illustrates a sink application using EZ-PD™ PMG1-S1. It has two main parts: a USB Type-C receptacle that sinks power to the application and a load used as the output power.




**Figure 6** EZ-PD™ PMG1-S1-based sink application diagram

## Application diagrams

**Figure 7** illustrates a DRP application using EZ-PD™ PMG1-S1. In such applications, the Type-C port is used as a power provider and a power consumer. There are VBUS FETs for providing or consuming power over VBUS.

The VBUS pin of EZ-PD™ PMG1-S1 has an in-built VBUS monitoring circuit that can detect OVP and UVP on VBUS. In addition to this, the 5-mΩ resistor between power source and provider FETs can detect overcurrent on the VBUS. The EZ-PD™ PMG1-S1 device also has integrated VCONN FETs for applications that need to provide power for accessories and cables.



**Figure 7** EZ-PD™ PMG1-S1-based DRP application diagram

## Electrical specifications

## 6 Electrical specifications

### 6.1 Absolute maximum ratings

**Table 5** Absolute maximum ratings<sup>[3]</sup>

Parameter	Description	Min	Typ	Max	Unit	Details/ conditions
V <sub>SYS_MAX</sub>	Supply relative to V <sub>SS</sub>	–	–	6	V <sup>[4]</sup>	
V <sub>CONN_SOURCE_MAX</sub>	Max supply voltage relative to V <sub>SS</sub>	–	–	6	V	
V <sub>BUS_MAX</sub>	Max V <sub>BUS</sub> voltage relative to V <sub>SS</sub>	–	–	24	V	
V <sub>DDIO_MAX</sub>	Max supply voltage relative to V <sub>SS</sub>	–	–	V <sub>DDD</sub>	V	
V <sub>GPIO_ABS</sub>	Inputs to GPIO, DP/DM MUX (USBDP/DM_SYS, USBDP/DM_TOP/BOT/SBU_1/SBU_2)	-0.5 <sup>[5]</sup>	–	V <sub>DDIO</sub> + 0.5	V	
I <sub>GPIO_ABS</sub>	Maximum current per GPIO	-25	–	25	mA	–
I <sub>GPIO_INJECTION</sub>	GPIO injection current, Max for V <sub>IH</sub> > V <sub>DDD</sub> , and Min for V <sub>IL</sub> < V <sub>SS</sub>	-0.5	–	0.5	mA	Absolute max, current injected per pin
ESD_HBM	Electrostatic discharge human body model (ESD-HBM)	2200	–	–	V	–
ESD_HBM_SBU	Electrostatic discharge human body model for SBU1, SBU2 pins	1100	–	–	V	Only applicable to SBU1 and SBU2 pins
ESD_CDM	Electrostatic discharge charged device model (ESD-CDM)	500	–	–	V	–
LU	Pin current for latch-up	-200	–	200	mA	–
V <sub>CC_PIN_ABS</sub>	Max voltage on CC1 and CC2 pins	–	–	24	V	–
V <sub>SBU_PIN_ABS</sub>	Max voltage on SBU1 and SBU2 pins	–	–	24	V	–
V <sub>GPIO_FAILSAFE_ABS</sub>	Fail-Safe pins (16, 17) voltage	-0.5	–	6	V	–

### Notes

3. Usage above the absolute maximum conditions listed in **Table 5** may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150°C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.
4. All voltages are relative to Ground unless otherwise specified.
5. In a system, if the negative spike exceeds the minimum voltage specified here, it is recommended to add Schottky diode to clamp the negative spike.

## Electrical specifications

## 6.2 Pin based absolute maximum ratings

**Table 6 Pin based absolute maximum ratings**

S. No	Pin (40-QFN)	Name	Absolute minimum (V)	Absolute maximum (V)	Remarks
1	2	P1.0	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
2	3	P1.1	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
3	4	P1.2	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
4	5	P1.3	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
5	6	P1.4	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
6	13	P2.0	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
7	14	P2.1	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
8	15	P2.2	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
9	16	P5.0	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
10	17	P5.1	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
11	18	P3.0	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
12	20	P3.1	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
13	21	P3.2	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
14	29	P4.0	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
15	30	P4.1	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
16	38	P0.0	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
17	39	P0.1	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
18	9	CC1	-0.5	24	-
19	7	CC2	-0.5	24	-
20	23	USBDP_SYS	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
21	24	USBDM_SYS	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
22	25	USBDM_BOT	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
23	26	USBDP_BOT	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
24	27	USBDM_TOP	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
25	28	USBDP_TOP	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
26	11	VBUS_P_CTRL	-0.5	24	This is an output only pin
27	12	VBUS_C_CTRL	-0.5	24	This is an output only pin
28	34	SBU_2	-0.5	24	-
29	35	SBU_1	-0.5	24	-
30	36	AUX_P	-0.5	6	-
31	37	AUX_N	-0.5	6	-
32	1	CSP	-0.5	6	-
33	40	CSN	-0.5	6	-
34	10	XRES	-0.5	6	Maximum voltage cannot exceed VDDIO + 0.5
35	8	VCONN_Source	-0.5	6	-
36	19	VSYS	-0.5	6	-
37	22	VBUS	-	24	-
38	31	VDDD	-	6	This is an output only pin
39	32	VDDIO	-	VDDD	-
40	33	VCCD	-0.5	1.95	This is an output only pin
41	EPAD	VSS	-	-	-

## Electrical specifications

**6.3 Device-level specifications**

All specifications are valid for  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$  and  $T_J \leq 100^{\circ}\text{C}$ , except where noted. Specifications are valid for 3.0 V to 5.5 V except where noted.

**6.3.1 DC specifications****Table 7 DC specifications (operating conditions)**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.PWR#23	V <sub>SYS</sub>	V <sub>SYS</sub> valid range	2.75	–	5.5	V	UFP applications
SID.PWR#23_A	V <sub>SYS</sub>	V <sub>SYS</sub> valid range	3	–	5.5	V	DFP/DRP applications
SID.PWR#22	V <sub>BUS</sub>	V <sub>BUS</sub> valid range	4	–	21.5	V	–
SID.PWR#1	V <sub>DDD</sub>	Regulated output voltage when V <sub>SYS</sub> powered (not to be driven externally)	V <sub>SYS</sub> – 0.05	–	V <sub>SYS</sub>	V	–40°C to +85°C T <sub>A</sub>
SID.PWR#1_A	V <sub>DDD</sub>	Regulated output voltage when V <sub>BUS</sub> powered (not to be driven externally)	3	–	3.65	V	–40°C to +85°C T <sub>A</sub>
SID.PWR#26	V <sub>conn_source</sub>	Power supply for V <sub>conn</sub>	4.85	–	5.5	V	–40°C to +85°C T <sub>A</sub>
SID.PWR#13	V <sub>DDIO</sub>	Supply voltage for IO	V <sub>DDD</sub>	–	V <sub>DDD</sub>	V	–40°C to +85°C T <sub>A</sub>
SID.PWR#24	V <sub>CCD</sub>	Regulated output voltage (for Core Logic)	–	1.8	–	V	–
SID.PWR#15	C <sub>EFC</sub>	Regulator bypass capacitor for V <sub>CCD</sub>	80	100	120	nF	X5R ceramic
SID.PWR#16	C <sub>EXC</sub>	Regulator bypass capacitor for V <sub>DDD</sub>	–	1	–	μF	

**Active mode, V<sub>SYS</sub> = 2.7 V to 5.5 V. Typical values measured at V<sub>DDD</sub> = 3.3 V**

SID.PWR#4	I <sub>DD12</sub>	Supply current	–	10	–	mA	T <sub>A</sub> = 25°C, CC I/O IN Transmit or Receive, no I/O sourcing current, CPU at 24 MHz, PD port active
-----------	-------------------	----------------	---	----	---	----	--

**Deep Sleep mode, V<sub>SYS</sub> = 2.75 V to 3.6 V**

SID34	I <sub>DD29</sub>	V <sub>SYS</sub> = 2.7 to 3.6 V, I <sup>2</sup> C, wakeup and WDT on.	–	150	–	μA	V <sub>SYS</sub> = 3.3 V, T <sub>A</sub> = 25°C,
SID_DS1	I <sub>DD_DS1</sub>	V <sub>SYS</sub> = 3.3 V, CC wakeup on, Type-C not connected.	–	150	–	μA	Power source = V <sub>SYS</sub> , Type-C not attached, CC enabled for wakeup, R <sub>P</sub> and R <sub>D</sub> connected at 70-ms intervals by CPU. R <sub>p</sub> , R <sub>d</sub> connection should be enabled for PD port.
SID_DS3	I <sub>DD_DS2</sub>	V <sub>SYS</sub> = 3.3 V, CC wakeup on, DP/DM, SBU ON with ADC/CSA/UVOV ON	–	500	–	μA	IDD_DS1 + DP/DM, CC SBU ON, ADC/CSA/UVOV ON

**XRES current**

SID307	I <sub>DD_XR</sub>	Supply current while XRES asserted	–	50	–	μA	Power Source = V <sub>SYS</sub> = 3.3 V, Type-C not attached, T <sub>A</sub> = 25°C
--------	--------------------	------------------------------------	---	----	---	----	---

## Electrical specifications

**6.3.2 CPU****Table 8 CPU specifications (guaranteed by characterization)**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.CLK#4	$F_{CPU}$	CPU input frequency	-	-	48	MHz	All $V_{DDIO}$ , $-40^{\circ}C$ to $+85^{\circ}C$ $T_A$ Guaranteed by characterization
SID.PWR#21	$T_{DEEPSLEEP}$	Wakeup from Deep Sleep mode	-	35	-	$\mu s$	
SID.XRES#5	$T_{XRES}$	External reset pulse width	5	-	-	$\mu s$	
SYS.FES#1	$T_{PWR\_RDY}$	Power-up to "Ready to accept I <sup>2</sup> C/CC command"	-	5	25	ms	

**6.3.3 GPIO****Table 9 GPIO DC specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.GIO#37	$V_{IH\_CMOS}$	Input voltage HIGH threshold	$0.7 \times V_{DDIO}$	-	-	V	CMOS input
SID.GIO#38	$V_{IL\_CMOS}$	Input voltage LOW threshold	-	-	$0.3 \times V_{DDIO}$	V	CMOS input
SID.GIO#39	$V_{IH\_VDDIO2.7-}$	LVTTL input, $V_{DDIO} < 2.7$ V	$0.7 \times V_{DDIO}$	-	-	V	-
SID.GIO#40	$V_{IL\_VDDIO2.7-}$	LVTTL input, $V_{DDIO} < 2.7$ V	-	-	$0.3 \times V_{DDIO}$	V	-
SID.GIO#41	$V_{IH\_VDDIO2.7+}$	LVTTL input, $V_{DDIO} \geq 2.7$ V	2.0	-	-	V	-
SID.GIO#42	$V_{IL\_VDDIO2.7+}$	LVTTL input, $V_{DDIO} \geq 2.7$ V	-	-	0.8	V	-
SID.GIO#33	$V_{OH}$	Output voltage HIGH level	$V_{DDIO} - 0.6$	-	-	V	$I_{OH} = -4$ mA at 3 V $V_{DDIO}$
SID.GIO#34	$V_{OH}$	Output voltage HIGH level	$V_{DDIO} - 0.5$	-	-	V	$I_{OH} = -1$ mA at 1.8 V $V_{DDIO}$
SID.GIO#35	$V_{OL}$	Output voltage LOW level	-	-	0.6	V	$I_{OL} = 4$ mA at 1.8 V $V_{DDIO}$
SID.GIO#35A	$V_{OL\_I2C\_2}$	Output low voltage			0.4	V	$I_{OL} = 3$ mA, $V_{DDIO} > 2$ V
SID.GIO#35B	$V_{OL\_I2C\_3}$	Output low voltage			$0.6^{[6]}$	V	$I_{OL} = 6$ mA, $V_{DDIO} > 1.71$ V
SID.GIO#35C	$V_{OL1\_20mA}$	Output low voltage			0.4	V	$I_{OL} = 20$ mA, $V_{DDIO} > 3.0$ V, Applicable for fail-safe pins only
SID.GIO#36	$V_{OL}$	Output voltage LOW level	-	-	0.6	V	$I_{OL} = 10$ mA at 3-V $V_{DDIO}$
SID.GIO#5	$R_{pu}$	Pull-up resistor when enabled	3.5	5.6	8.5	k $\Omega$	$+25^{\circ}C$ $T_A$ , All $V_{DDIO}$
SID.GIO#6	$R_{pd}$	Pull-down resistor when enabled	3.5	5.6	8.5	k $\Omega$	$+25^{\circ}C$ $T_A$ , All $V_{DDIO}$
SID.GIO#16	$I_{IL}$	Input leakage current (absolute value)	-	-	2	nA	$+25^{\circ}C$ $T_A$ , 3 V $V_{DDIO}$
SID.GIO#17	$C_{PIN}$	Max pin capacitance	-	3	7	pF	$-40^{\circ}C$ to $+85^{\circ}C$ $T_A$ , all $V_{DDIO}$ , all package, all IOs

## Electrical specifications

**Table 9** GPIO DC specifications (continued)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.GIO#43	V <sub>HYSTTL</sub>	Input hysteresis, LVTTL	15	40	-	mV	V <sub>DDIO</sub> > 2.7 V. Guaranteed by characterization.
SID.GIO#44	V <sub>HYSCMOS</sub>	Input hysteresis CMOS	0.05 × V <sub>DDIO</sub>	-	-	mV	V <sub>DDIO</sub> < 4.5 V
SID.GIO#44A	V <sub>HYSCMOS55</sub>	Input hysteresis CMOS	200	-	-	mV	V <sub>DDIO</sub> > 4.5 V

**Table 10** GPIO AC specifications

(Guaranteed by characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID70	T <sub>RISEF</sub>	Rise time in Fast Strong mode	2	-	12	ns	3.3 V V <sub>DDIO</sub> , C <sub>load</sub> = 25 pF
SID71	T <sub>FALLF</sub>	Fall time in Fast Strong mode	2	-	12	ns	3.3 V V <sub>DDIO</sub> , C <sub>load</sub> = 25 pF
SID.GIO#46	T <sub>RISES</sub>	Rise time in Slow Strong mode	10	-	60	ns	3.3 V V <sub>DDIO</sub> , C <sub>load</sub> = 25 pF
SID.GIO#47	T <sub>FALLS</sub>	Fall time in Slow Strong mode	10	-	60	ns	3.3 V V <sub>DDIO</sub> , C <sub>load</sub> = 25 pF
SID.GIO#48	F <sub>GPIO_OUT1</sub>	GPIO F <sub>OUT</sub> ; 3.3 V ≤ V <sub>DDIO</sub> ≤ 5.5 V. Fast Strong mode.	-	-	16	MHz	90/10%, 25-pF load
SID.GIO#49	F <sub>GPIO_OUT2</sub>	GPIO F <sub>OUT</sub> ; 1.71 V ≤ V <sub>DDIO</sub> ≤ 3.3 V. Fast Strong mode.	-	-	16	MHz	90/10%, 25-pF load
SID.GIO#50	F <sub>GPIO_OUT3</sub>	GPIO F <sub>OUT</sub> ; 3.3 V ≤ V <sub>DDIO</sub> ≤ 5.5 V. Slow Strong mode.	-	-	7	MHz	90/10%, 25-pF load
SID.GIO#51	F <sub>GPIO_OUT4</sub>	GPIO F <sub>OUT</sub> ; 1.71 V ≤ V <sub>DDIO</sub> ≤ 3.3 V. Slow Strong mode.	-	-	3.5	MHz	90/10%, 25-pF load
SID.GIO#52	F <sub>GPIO_IN</sub>	GPIO input operating frequency; 1.71 V ≤ V <sub>DDIO</sub> ≤ 5.5 V.	-	-	16	MHz	90/10% V <sub>IO</sub>

**Table 11** XRES DC specifications

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.XRES#1	V <sub>IH</sub>	Input voltage HIGH threshold	0.7 × V <sub>DDIO</sub>	-	-	V	CMOS input
SID.XRES#2	V <sub>IL</sub>	Input voltage LOW threshold	-	-	0.3 × V <sub>DDIO</sub>	V	CMOS input

**Note**

6. To drive full bus load at 400 kHz, 6-mA I<sub>OL</sub> is required at 0.6-V V<sub>OL</sub>. Parts not meeting this specification can still function, but not at 400 kHz and 400 pF.

## Electrical specifications

**Table 11 XRES DC specifications (continued)**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.XRES#3	$C_{IN}$	Input capacitance	-	-	7	pF	-
SID.XRES#4	$V_{HYSXRES}$	Input voltage hysteresis	-	$0.05 \times V_{DDIO}$	-	mV	Guaranteed by characterization

## Electrical specifications

## 6.4 Digital peripherals

### 6.4.1 Pulse width modulation (PWM) for GPIO pins

The following specifications apply to the Timer/Counter/PWM peripherals in the Timer mode.

**Table 12 PWM AC specifications**

(Guaranteed by characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.TCPWM.3	$T_{CPWMFREQ}$	Operating frequency	-	-	$F_c$	MHz	$F_c$ max = CLK_SYS. Maximum = 48 MHz.
SID.TCPWM.4	$T_{PWMENEXT}$	Input trigger pulse width	$2/F_c$	-	-	ns	For all trigger events
SID.TCPWM.5	$T_{PWMEXT}$	Output trigger pulse width	$2/F_c$	-	-	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	$T_{CRES}$	Resolution of counter	$1/F_c$	-	-	ns	Minimum time between successive counts
SID.TCPWM.5B	$PWM_{RES}$	PWM resolution	$1/F_c$	-	-	ns	Minimum pulse width of PWM output
SID.TCPWM.5C	$Q_{RES}$	Quadrature inputs resolution	$1/F_c$	-	-	ns	Minimum pulse width between quadrature-phase inputs

### 6.4.2 I<sup>2</sup>C

**Table 13 Fixed I<sup>2</sup>C AC specifications**

(Guaranteed by characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID153	$F_{I2C1}$	Bit rate	-	-	1	Mbps	-

### 6.4.3 UART

**Table 14 Fixed UART AC specifications**

(Guaranteed by characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID162	$F_{UART}$	Bit rate	-	-	1	Mbps	-

### 6.4.4 SPI

**Table 15 Fixed SPI AC specifications**

(Guaranteed by characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID166	$F_{SPI}$	SPI operating frequency (Master; 6x oversampling)	-	-	8	MHz	-

## Electrical specifications

**Table 16 Fixed SPI master mode AC specifications**

(Guaranteed by characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID167	$T_{DMO}$	MOSI valid after SClock driving edge	–	–	15	ns	–
SID168	$T_{DSI}$	MISO valid before SClock capturing edge	20	–	–	ns	Full clock, late MISO sampling
SID169	$T_{HMO}$	Previous MOSI data hold time	0	–	–	ns	Referred to slave capturing edge

**Table 17 Fixed SPI slave mode AC specifications**

(Guaranteed by characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID170	$T_{DMI}$	MOSI valid before Sclock capturing edge	40	–	–	ns	–
SID171	$T_{DSO}$	MISO valid after Sclock driving edge	–	–	$48 + (3 \times T_{SCB})$	ns	$T_{SCB} = T_{CPU}$
SID171A	$T_{DSO\_EXT}$	MISO valid after Sclock driving edge in Ext Clk mode	–	–	48	ns	–
SID172	$T_{HSO}$	Previous MISO data hold time	0	–	–	ns	–
SID172A	$T_{SSELSC}$	SSEL valid to first SCK Valid edge	100	–	–	ns	–

**6.4.5 Memory****Table 18 Flash AC specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.MEM#4	$T_{ROW\_WRITE}$	Row (Block) write time (erase and program)	–	–	20	ms	$-40^{\circ}\text{C}$ to $85^{\circ}\text{C}$ , All $V_{DDD}$
SID.MEM#3	$T_{ROW\_ERASE}$	Row erase time	–	–	13	ms	$-40^{\circ}\text{C}$ to $85^{\circ}\text{C}$ , All $V_{DDD}$
SID.MEM#8	$T_{ROWPROGRAM}$	Row program time after erase	–	–	7	ms	$25^{\circ}\text{C}$ to $55^{\circ}\text{C}$ , All $V_{DDD}$
SID178	$T_{BULKERASE}$	Bulk erase time (128 KB)	–	–	35	ms	Guaranteed by design
SID180	$T_{DEVPROG}$	Total device program time	–	–	25	s	Guaranteed by design
SID.MEM#6	$F_{ENPB}$	Flash endurance	100K	–	–	cycles	–
SID182	$F_{RET1}$	Flash retention, $T_A \leq 55^{\circ}\text{C}$ , 100K P/E cycles	20	–	–	years	$25^{\circ}\text{C}$ to $55^{\circ}\text{C}$ , All $V_{DDD}$
SID182A	$F_{RET2}$	Flash retention, $T_A \leq 85^{\circ}\text{C}$ , 10K P/E cycles	10	–	–	years	–
SID182B	$F_{RET3}$	Flash retention, $T_A \leq 85^{\circ}\text{C}$ , 10K P/E cycles	3	–	–	years	–

## Electrical specifications

**6.5 System resources****6.5.1 Power-on reset (POR) and brownout reset (BOR)****Table 19 Power-on reset (POR)**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID185	$V_{RISEIPOR}$	Rising trip voltage	0.8	–	1.5	V	Guaranteed by characterization
SID186	$V_{FALLIPOR}$	Falling trip voltage	0.7	–	1.4	V	

**Table 20 Brownout reset (BOR)**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID190	$V_{FALLPPOR}$	Brownout detect (BOD) trip voltage in active/sleep modes	1.48	–	1.62	V	Guaranteed by characterization
SID192	$V_{FALLDPSLP}$	BOD trip voltage in Deep Sleep mode	1.1	–	1.5	V	

**6.5.2 SWD interface****Table 21 SWD interface specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.SWD#1	$F_{SWDCLK1}$	$3.3\text{ V} \leq V_{DDIO} \leq 5.5\text{ V}$	–	–	14	MHz	$\text{SWDCLK} \leq 1/3 \text{ CPU clock frequency}$
SID.SWD#2	$F_{SWDCLK2}$	$1.8\text{ V} \leq V_{DDIO} \leq 3.3\text{ V}$	–	–	7	MHz	$\text{SWDCLK} \leq 1/3 \text{ CPU clock frequency}$
SID.SWD#3	$T_{SWDI\_SETUP}$	$T = 1/f \text{ SWDCLK}$	$0.25 \times T$	–	–	ns	Guaranteed by characterization
SID.SWD#4	$T_{SWDI\_HOLD}$	$T = 1/f \text{ SWDCLK}$	$0.25 \times T$	–	–	ns	
SID.SWD#5	$T_{SWDO\_VALID}$	$T = 1/f \text{ SWDCLK}$	–	–	$0.50 \times T$	ns	
SID.SWD#6	$T_{SWDO\_HOLD}$	$T = 1/f \text{ SWDCLK}$	1	–	–	ns	

**6.5.3 Internal main oscillator****Table 22 IMO AC specifications**

(Guaranteed by design)

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID.CLK#13	$F_{IMOTOL}$	Frequency variation at 48 MHz (trimmed)	-2	–	+2	%	$2.7\text{ V} \leq V_{DDD} < 5.5\text{ V}, -25^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$
SID226	$T_{STARTIMO}$	IMO start-up time	–	–	7	μs	–
SID.CLK#1	$F_{IMO}$	IMO frequency	–	48	–	MHz	$-40^\circ\text{C} \text{ to } +85^\circ\text{C} T_A, \text{ All } V_{DDD}$

**6.5.4 Internal low-speed oscillator****Table 23 ILO AC specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
SID234	$T_{STARTILO1}$	$I_{LO}$ start-up time	–	–	2	ms	Guaranteed by characterization
SID238	$T_{ILODUTY}$	$I_{LO}$ duty cycle	40	50	60	%	
SID.CLK#5	$F_{ILO}$	$I_{LO}$ frequency	20	40	80	kHz	–

## Electrical specifications

**6.5.5 PD****Table 24 PD DC specifications**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/ conditions</b>
SID.DC.cc_shvt.1	vSwing	Transmitter output high voltage	1.05	-	1.2	V	-
SID.DC.cc_shvt.2	vSwing_low	Transmitter output low voltage		-	0.075	V	-
SID.DC.cc_shvt.3	zDriver	Transmitter output impedance	33	-	75	Ω	-
SID.DC.cc_shvt.4	zBmcRx	Receiver input impedance	10	-		MΩ	Guaranteed by design
SID.DC.cc_shvt.5	Idac_std	Source current for USB standard advertisement	64	-	96	μA	-
SID.DC.cc_shvt.6	Idac_1p5a	Source current for 1.5A at 5 V advertisement	165.6	-	194.4	μA	-
SID.DC.cc_shvt.7	Idac_3a	Source current for 3A at 5 V advertisement	303.6	-	356.4	μA	-
SID.DC.cc_shvt.8	R <sub>D</sub>	Pull down termination resistance when acting as UFP (upstream facing port)	4.59	-	5.61	kΩ	-
SID.DC.cc_shvt.9	Rd_db	Pull down termination resistance when acting as UFP, with dead battery	4.08	-	6.12	kΩ	-
SID.DC.cc_shvt.10	zOPEN	CC impedance to ground when disabled	108	-		kΩ	-
SID.DC.cc_shvt.11	DFP_de-default_0p2	CC voltages on DFP side-Standard USB	0.15	-	0.25	V	-
SID.DC.cc_shvt.12	DFP_1.5A_0p4	CC voltages on DFP side-1.5A	0.35	-	0.45	V	-
SID.DC.cc_shvt.13	DFP_3A_0p8	CC voltages on DFP side-3A	0.75	-	0.85	V	-
SID.DC.cc_shvt.14	DFP_3A_2p6	CC voltages on DFP side-3A	2.45	-	2.75	V	-
SID.DC.cc_shvt.15	UFP_de-default_0p66	CC voltages on UFP side-Standard USB	0.61	-	0.7	V	-
SID.DC.cc_shvt.16	UFP_1.5A_1p23	CC voltages on UFP side-1.5A	1.16	-	1.31	V	-
SID.DC.cc_shvt.17	Vattach_ds	Deep sleep attach threshold	0.3	-	0.6	%	-
SID.DC.cc_shvt.18	Rattach_ds	Deep sleep pull-up resistor	10	-	50	kΩ	-
SID.DC.cc_shvt.30	FS_0p53	Voltage threshold for fast swap detect	0.49	-	0.58	V	-

## Electrical specifications

**6.5.6 ADC****Table 25 ADC DC specifications**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/conditions</b>
SID.ADC.1	Resolution	ADC resolution	-	8	-	Bits	Valid for 8 bits
SID.ADC.2	INL	Integral nonlinearity	-1.5	-	1.5	LSB	-
SID.ADC.3	DNL	Differential nonlinearity	-2.5	-	2.5	LSB	-
SID.ADC.4	Gain Error	Gain error	-1.5	-	1.5	LSB	-
SID.ADC.5	VREF_ADC1	Reference voltage of ADC	$V_{DDDmin}$	-	$V_{DDDmax}$	V	Reference voltage generated from $V_{DDD}$
SID.ADC.6	VREF_ADC2	Reference voltage of ADC	1.96	2.0	2.04	V	Reference voltage generated from deep sleep reference

**6.5.7 Charger detect****Table 26 Charger detect DC specifications**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/conditions</b>
DC.CHGDET.1	VDAT_REF	Data detect voltage in charger detect mode	250	-	400	mV	-
DC.CHGDET.2	VDM_SRC	Dn voltage source in charger detect mode	500	-	700	mV	-
DC.CHGDET.3	VDP_SRC	Dp voltage source in charger detect mode	500	-	700	mV	-
DC.CHGDET.4	IDM_SINK	Dn sink current in charger detect mode	25	-	175	μA	-
DC.CHGDET.5	IDP_SINK	Dp sink current in charger detect mode	25	-	175	μA	-
DC.CHGDET.6	IDP_SRC	Data contact detect current source	7	-	13	μA	-
DC.CHGDET.32	RDM_UP	Dp/Dm pull-up resistance	0.9	-	1.575	kΩ	-
DC.CHGDET.31	RDM_DWN	Dp/Dm pull-down resistance	14.25	-	24.8	kΩ	-
DC.CHGDET.29	RDAT_LKG	Data line leakage on Dp/Dm	300	-	500	kΩ	-
DC.CHGDET.34	VSETH	Logic Threshold	1.26	-	1.54	V	-
DC.pmg1s1.dpdm.14	RDCP_DAT	Dedicated charging port resistance across DP and DN	-	-	40	Ω	

**6.5.8 V<sub>SYS</sub> switch****Table 27 V<sub>SYS</sub> switch specifications**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/conditions</b>
SID.DC.VDDDSW.1	Res_sw	Resistance from supply input to output supply $V_{DDD}$	-	-	1.5	Ω	Measured with a load current of 5 mA to 10 mA on $V_{DDD}$ .

## Electrical specifications

**6.5.9 CSA****Table 28 CSA DC specifications**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/conditions</b>
DC.csa_scp.42	SCP_6A	Short circuit current detect @ 6A	-	$\pm 10$	-	%	-
DC.csa_scp.43	SCP_10A	Short circuit current detect @10A	-	$\pm 10$	-	%	-
OP.csa_scp.11	Rsense	External sense register	-	5	-	$\text{m}\Omega$	1% accuracy
DC.csa_scp.44	locp_1A	OCP Trip threshold for 1A with Rsense = 5 mΩ	-	130 $\pm 20\%$	-	%	1A PD contracts OCP set at 130% of contract value or user programmable
	locp_1A	OCP Trip threshold for 1A with Rsense = 10 mΩ	-	130 $\pm 10\%$	-	%	1A PD contracts OCP set at 130% of contract value or user programmable
DC.csa_scp.45	locp_5A	OCP Trip threshold for 2A, 3A, 4A and 5A contracts with Rsense = 5/10 mΩ	-	130 $\pm 10\%$	-	%	2A, 3A, 4A, and 5A PD contracts OCP set at 130% of contract value OR user programmable
DC.rcp_scp.7a	I_csainn_lk	CSP pin input leakage when RCP and CSA blocks are OFF	-	-	10	$\mu\text{A}$	For provider $V_{\text{BUS}} = 5 \text{ V}$
DC.rcp_scp.6a	I_csainp_lk	CSN pin input leakage when RCP and CSA blocks are OFF	-	-	80	$\mu\text{A}$	For provider $V_{\text{BUS}} = 5 \text{ V}$
DC.sys.1	I_CSP_RCP_ON_CSA_OFF	CSP pin current when RCP block is ON and SCP is OFF	-	-	20	$\mu\text{A}$	For provider $V_{\text{BUS}} = 5 \text{ V}$
DC.sys.2	I_CSN_RCP_ON_CSA_OFF	CSN pin current when RCP block is ON and SCP is OFF	-	-	100	$\mu\text{A}$	For provider $V_{\text{BUS}} = 5 \text{ V}$
DC.sys.3	I_CSP_CSA_ON	CSP pin current when RCP block is OFF and SCP is ON	-	-	30	$\mu\text{A}$	For provider $V_{\text{BUS}} = 5 \text{ V}$
DC.sys.4	I_CSN_CSA_ON	CSN pin current when RCP block is OFF and SCP is ON	-	-	100	$\mu\text{A}$	For provider $V_{\text{BUS}} = 5 \text{ V}$
DC.sys.5	I_CSP_RCP_ON_CSA_ON	CSP pin current when RCP block is ON and SCP is ON	-	-	50	$\mu\text{A}$	For provider $V_{\text{BUS}} = 5 \text{ V}$ Guaranteed by design
DC.sys.6	I_CSP_RCP_ON_CAS_ON	CSN pin current when RCP block is ON and SCP is ON	-	-	120	$\mu\text{A}$	For provider $V_{\text{BUS}} = 5 \text{ V}$ Guaranteed by design

## Electrical specifications

**6.5.10 V<sub>BUS</sub> UV/OV****Table 29 V<sub>BUS</sub> UV/OV specifications**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/conditions</b>
SID.UVOV.1	VTHUVOV1	Voltage threshold accuracy in active mode using bandgap reference	-	$\pm 3$	-	%	-
SID.UVOV.2	VTHUVOV2	Voltage threshold accuracy in deep sleep mode using deep sleep reference	-	$\pm 5$	-	%	-
SID.COMP_ACC	COMP_ACC	Comparator input offset at 4 sigma	-15	-	15	mV	-

**6.5.11 Consumer side PFET gate driver****Table 30 Consumer side PFET gate driver DC specifications**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/conditions</b>
SID.DC.PGDO.1	Rpd	Resistance when “pull_dn” enabled	-	-	5	kΩ	-
DC.pgdo_pd_isnk.12	iout_0	Sink current through iref_out at iref_ctrl_lv < 11 ≥ LOW and iref_ctrl_lv < 10:0 ≥ 1	-	2	-	μA	-
DC.pgdo_pd_isnk.13	iout_1	Sink current through iref_out at iref_ctrl_lv < 11 ≥ LOW and iref_ctrl_lv < 10:0 ≥ 2	-	4	-	μA	-
DC.pgdo_pd_isnk.14	iout_2	Sink current through iref_out at iref_ctrl_lv < 11 ≥ LOW and iref_ctrl_lv < 10:0 ≥ 4	-	8	-	μA	-
DC.pgdo_pd_isnk.15	iout_3	Sink current through iref_out at iref_ctrl_lv < 11 ≥ LOW and iref_ctrl_lv < 10:0 ≥ 8	-	16	-	μA	-
DC.pgdo_pd_isnk.16	iout_4	Sink current through iref_out at iref_ctrl_lv < 11 ≥ LOW and iref_ctrl_lv < 10:0 ≥ 16	-	32	-	μA	-
DC.pgdo_pd_isnk.17	iout_5	Sink current through iref_out at iref_ctrl_lv < 11 ≥ LOW and iref_ctrl_lv < 10:0 ≥ 32	-	63	-	μA	-
DC.pgdo_pd_isnk.18	iout_6	Sink current through iref_out at iref_ctrl_lv < 11 ≥ LOW and iref_ctrl_lv < 10:0 ≥ 64	-	126	-	μA	-
DC.pgdo_pd_isnk.19	iout_7	Sink current through iref_out at iref_ctrl_lv < 11 ≥ LOW and iref_ctrl_lv < 10:0 ≥ 128	-	252	-	μA	-
DC.pgdo_pd_isnk.20	iout_8	Sink current through iref_out at iref_ctrl_lv < 11 ≥ LOW and iref_ctrl_lv < 10:0 ≥ 256	-	504	-	μA	-

## Electrical specifications

**Table 30 Consumer side PFET gate driver DC specifications (continued)**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/conditions</b>
DC.pgdo_pd_isnk.21	iout_9	Sink current through iref_out at iref_ctrl_lv < 11 ≥ LOW and iref_ctrl_lv < 10:0 ≥ 512	-	1008	-	μA	-
DC.pgdo_pd_isnk.22	iout_10	Sink current through iref_out at iref_ctrl_lv < 11 ≥ LOW and iref_ctrl_lv < 10:0 ≥ 1024	-	2016	-	μA	-

**Table 31 Consumer side PFET gate driver AC specifications**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/conditions</b>
SID.ac.pgdo.2	Tr_discharge	Discharge Rate of output node	-	-	5	V/μs	Guaranteed by design
SID.ac.pgdo.sys_1	Tsoft_on	Consumer FET turn-ON delay for soft start	-	5	-	ms	-

**6.5.12 Provider side PFET gate driver****Table 32 Provider side PFET gate driver DC specifications**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/conditions</b>
DC.pgdo_pu_1	Rpd	Pull-down resistance when enabled using strongest pull-down strength, using the “STRONG_EN =1” field in the USBPD_PGDO_PD_ISNK_CFG register	-	-	2	kΩ	-
DC.pgdo_pu.2	Rpu	Pull-up resistance	-	1	2	kΩ	-
DC.pgdo_pd_isnk.1	Rpd_0	Resistance of iref_out to ground, en_lv = HIGH, iref_ctrl_lv < 11 ≥ HIGH and iref_ctrl_lv < 10:0 ≥ 1	-	6830	-	Ω	-
DC.pgdo_pd_isnk.2	Rpd_1	Resistance of iref_out to ground, en_lv = HIGH, iref_ctrl_lv < 11 ≥ HIGH and iref_ctrl_lv < 10:0 ≥ 2	-	3760	-	Ω	-
DC.pgdo_pd_isnk.3	Rpd_2	Resistance of iref_out to ground, en_lv = HIGH, iref_ctrl_lv < 11 ≥ HIGH and iref_ctrl_lv < 10:0 ≥ 4	-	1900	-	Ω	-
DC.pgdo_pd_isnk.4	Rpd_3	Resistance of iref_out to ground, en_lv = HIGH, iref_ctrl_lv < 11 ≥ HIGH and iref_ctrl_lv < 10:0 ≥ 8	-	1000	-	Ω	-
DC.pgdo_pd_isnk.5	Rpd_4	Resistance of iref_out to ground, en_lv = HIGH, iref_ctrl_lv < 11 ≥ HIGH and iref_ctrl_lv < 10:0 ≥ 16	-	660	-	Ω	-
DC.pgdo_pd_isnk.6	Rpd_5	Resistance of iref_out to ground, en_lv = HIGH, iref_ctrl_lv < 11 ≥ HIGH and iref_ctrl_lv < 10:0 ≥ 32	-	1700	-	Ω	-

## Electrical specifications

**Table 32 Provider side PFET gate driver DC specifications (continued)**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/conditions</b>
DC.pgdo_pd_isnk.7	Rpd_6	Resistance of iref_out to ground, en_lv = HIGH, iref_ctrl_lv < 11 ≥ HIGH and iref_ctrl_lv < 10:0 ≥ 64	-	900	-	Ω	-
DC.pgdo_pd_isnk.8	Rpd_7	Resistance of iref_out to ground, en_lv = HIGH, iref_ctrl_lv < 11 ≥ HIGH and iref_ctrl_lv < 10:0 ≥ 128	-	630	-	Ω	-
DC.pgdo_pd_isnk.9	Rpd_8	Resistance of iref_out to ground, en_lv = HIGH, iref_ctrl_lv < 11 ≥ HIGH and iref_ctrl_lv < 10:0 ≥ 256	-	560	-	Ω	-
DC.pgdo_pd_isnk.10	Rpd_9	Resistance of iref_out to ground, en_lv = HIGH, iref_ctrl_lv < 11 ≥ HIGH and iref_ctrl_lv < 10:0 ≥ 512	-	530	-	Ω	-
DC.pgdo_pd_isnk.11	Rpd_10	Resistance of iref_out to ground, en_lv = HIGH, iref_ctrl_lv < 11 ≥ HIGH and iref_ctrl_lv < 10:0 ≥ 1024	-	520	-	Ω	-

**Table 33 Provider side PFET gate driver AC specifications**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/conditions</b>
AC.pgdo_pu.1	Tpu	Pull-up delay	-	10	35	μs	For pull-up load of 4-nF capacitor and 50-kΩ resistor
AC.pgdo_pu.2	Tpd	Pull-down delay	-	-	2	μs	-
AC.pgdo_pu.3	SRpu	Output slew rate measured from 20% to 80% of output rising waveform.	-	-	8	V/μs	Cload = 4 nF, Vout = 0 V to 24 V, external pull-up of 50 kΩ
AC.pgdo_pu.4	SRpd	Output slew rate measured from 80% to 20% of output falling waveform.	-	-	8	V/μs	Cload = 4 nF, Vout = 24 V to 0 V, external pull-up of 50 kΩ
AC.pgdo.sys_1	Tsoft_on	Provider FET turn-ON delay for soft start	-	5	-	ms	-

## Electrical specifications

**6.5.13 Provider side PFET RCP****Table 34 Provider side PFET RCP DC specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
DC.RCP.44	Vcsa_rcp	Voltage across external Rsense between CSP/CSN for which RCP condition detected (CSN higher than CSP by Vcsa_rcp)	-	2	6	mV	-
DC.RCP.45	Vcomp_rcp	Voltage across $V_{BUS}$ and CSN pins for which RCP condition is detected	20	-	130	mV	-
DC.RCP.46	Vbus_max_det	Voltage on CSN pin during provider FET ON (source) for which RCP condition is detected (this threshold is user programmable)	5.55	5.75	5.95	V	This spec is for 5 V provider $V_{BUS}$ voltage. For higher voltages, firmware changes this threshold based on $V_{BUS}$ contract voltage.

**Table 35 Provider side PFET RCP, SCP AC specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Unit	Details/conditions
AC.RCP_SYS.1	Toff_scp	Provider PFET switching off after short circuit current detect through provider PFET	-	10	-	μs	Provider FET turns off with gate pull-up of 50 kΩ and total gate cap of 4 nF.
AC.RCP_SYS.1	Toff_rcp	Provider PFET switching off after reverse current detect through provider PFET	-	10	-	μs	Provider FET turns off with gate pull-up of 50 kΩ and total gate cap of 4 nF.
AC.RCP_SYS.2	Ton	Recovery time to turn-ON PFET RCP condition is removed	-	55	80	μs	-

## Electrical specifications

**Table 36 V<sub>BUS</sub> provider transition specifications**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/conditions</b>
AC.tr.1	Ton	V <sub>BUS</sub> Low to High (10% to 90%) for provider FET	-	5	-	ms	0 to 5 V transition, system-level with external PFET with gate pull-up of 50 kΩ and total gate cap of 4 nF.
AC.tr.2	FR_Ton	V <sub>BUS</sub> Low to High (10% to 90%) during FR swap	-	50	150	μs	0 to 5 V transition, system-level with external PFET with gate pull-up of 50 kΩ and total gate cap of 4 nF.
AC.tr.3	Toff	V <sub>BUS_P_CTRL</sub> High to Low (90% to 10%) using internal active pull-up	-	11	-	μs	5 to 0 V transition, system-level with external PFET with gate pull-up of 50 kΩ and total gate cap of 4 nF.

**6.5.14 SBU MUX****Table 37 SBU MUX DC specifications**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/conditions</b>
DC.pmg1s1.20sbu.1	Ron1	On resistance of AUXP/N to SBU1/2 switch @ 3.3 V input	-	4	7	Ω	-
DC.pmg1s1.20sbu.2	Ron2	On resistance of AUXP/N to SBU1/2 switch @ 1 V input	-	3	5	Ω	-
DC.pmg1s1.20sbu.3	lsb	Block leakage current (VPUMP + VDDD + VCCD)	-	-	15	μA	-
DC.pmg1s1.20sbu.15	icc	Block ICC when switch fully ON	-	15	125	μA	-
DC.pmg1s1.20sbu.16	OVP_threshold	Overvoltage protection detection threshold above VDDIO	200	-	1200	mV	-
DC.pmg1s1.20sbu.17	lsx_ron_3p3	On resistance of LSTX/LSRX to SBU1/2 switch @ 3.3 V input	-	8.5	17	Ω	-
DC.pmg1s1.20sbu.18	lsx_ron_1	On resistance of LSTX/LSRX to SBU1/2 switch @ 1 V input	-	5.5	11	Ω	-
DC.pmg1s1.20sbu.19	aux_ron_flat_fs	Switch On flat resistance of AUX_P/N to SBU1/2 switch (from 0 to 3.3 V)	-	-	2.5	Ω	-
DC.pmg1s1.20sbu.20	aux_ron_flat_hs	Switch On flat resistance of AUX_P/N to SBU1/2 switch (from 0 to 1 V)	-	-	0.5	Ω	-

## Electrical specifications

**Table 37 SBU MUX DC specifications (continued)**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/ conditions</b>
DC.pmg1s1.20sbu.21	lsx_ron_flat_fs	Switch On flat resistance of LSTX/LSRX to SBU1/2 switch (from 0 to 3.3 V)	-	-	5	Ω	-
DC.pmg1s1.20sbu.22	lsx_ron_flat_hs	Switch On flat resistance of LSTX/LSRX to SBU1/2 switch (from 0 to 1 V)	-	-	0.5	Ω	-

**Table 38 SBU MUX AC specifications**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/ conditions</b>
AC.pmg1s1.20sbu.1	Con	Switch ON capacitance	-	-	120	pF	Guaranteed by design
AC.pmg1s1.20sbu.2	Coff	Switch OFF capacitance Connector side	-	-	80	pF	Guaranteed by design
AC.pmg1s1.20sbu.3	Off_isolation	Switch isolation at F = 1 MHz	-50	-	-	dB	Guaranteed by design
AC.pmg1s1.20sbu.4	TON	SBU switch turn-ON time	-	-	200	μs	Guaranteed by design
AC.pmg1s1.20sbu.5	TOFF	SBU switch turn-OFF time	-	-	400	μs	Guaranteed by design
AC.pmg1s1.20sbu.3_aux	Off_isolation_AC_aux	Switch isolation at F=1 MHz, from AUX to SBU pins	-50	-	-	dB	Guaranteed by design
AC.pmg1s1.20sbu.6	Off_isolation_tran_dB	Coupling on sbu1, 2 terminated to 50 Ω, switch-OFF, 1-MHz rail-to-rail toggling on LSTX/LSRX	-40	-	-	dB	Guaranteed by design
AC.pmg1s1.20sbu.6_aux	Off_isolation_tran_dB_aux	Coupling on sbu1, 2 terminated to 50 Ω, switch-OFF, 1-MHz rail-to-rail toggling on AUX_P/AUX_N	-30	-	-	dB	Guaranteed by design
AC.pmg1s1.20sbu.7	X_talk_AC	Cross talk of Switch at F = 1 MHz, SBU1/2 to SBU2/1 when is data transferred from LSTX/RX	-50	-	-	dB	Guaranteed by design
AC.pmg1s1.20sbu.7_aux	X_talk_AC_aux	Cross talk of Switch at F = 1 MHz, SBU1/2 to SBU2/1 when is data transferred from AUXP/AUXN	-50	-	-	dB	Guaranteed by design

## Electrical specifications

**Table 38 SBU MUX AC specifications (continued)**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/conditions</b>
AC.pmg1s1.20sbu.8	X_talk_tran_dB	Coupling on SBU2 (1) when data is transferred from LSX to SBU1 (2) Rail-to-rail data on SBU1 (2), static signal on SBU2 (1)	-30	-	-	dB	Guaranteed by design
AC.pmg1s1.20sbu.8_aux	X_talk_tran_dB_aux	Coupling on SBU2 (1) when data is transferred from AUX to SBU1 (2) rail-to-rail data on SBU1(2), static signal on SBU2(1)	-30	-	-	dB	Guaranteed by design

**6.5.15 USB 2.0 MUX****Table 39 USB 2.0 MUX DC specifications**

(Charger detect block is disconnected from USBDP\_TOP, USBDM\_TOP, USBDP\_BOT and USBDM\_BOT through switch)

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/conditions</b>
DC.pmg1s1.dpdm.1	RON_HS	DP/DM on resistance for SYS lines (0 to 0.5 V) - HS mode	-	-	8	Ω	-
DC.pmg1s1.dpdm.2	RON_FS	DP/DM on resistance for SYS lines (0 to 3.3 V) - FS mode	-	-	12	Ω	-
DC.pmg1s1.dpdm.5	Con_FS	Switch on capacitance at 6 MHz - FS mode	-	-	50	pF	Guaranteed by design
DC.pmg1s1.dpdm.6	Con_HS	Switch on capacitance at 240 MHz - HS mode	-	-	10	pF	Guaranteed by design
DC.pmg1s1.dpdm.9	i leak_pin	Pin leakage at DP/DM connector side and host side	-	-	1	μA	-
DC.pmg1s1.dpdm.11	RON_FLAT_HS	DP/DM on flat resistance in HS mode (0 to 0.4 V)	-	-	0.5	Ω	Guaranteed by design
DC.pmg1s1.dpdm.12	RON_FLAT_FS	DP/DM on flat resistance in FS mode (0 to 3.3 V)	-	-	4	Ω	Guaranteed by design

## Electrical specifications

**Table 40 USB 2.0 MUX AC specifications**

(Charger detect block is disconnected from USBDP\_TOP, USBDM\_TOP, USBDP\_BOT and USBDM\_BOT through switch)

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/ conditions</b>
AC.pmg1s1.dpdm.1	BW_3dB_HS	3-db bandwidth	700	-	-	MHz	Guaranteed by design
AC.pmg1s1.dpdm.2	BW_3dB_FS	3-db bandwidth	100	-	-	MHz	Guaranteed by design
AC.pmg1s1.dpdm.5	T <sub>ON</sub>	DP/DM switch turn-on time	-	-	200	μs	-
AC.pmg1s1.dpdm.6	T <sub>OFF</sub>	DP/DM switch turn-off time	-	-	0.4	μs	Guaranteed by design
AC.pmg1s1.dpdm.7	T <sub>ON_VPUMP</sub>	DP/DM charge pump startup time	-	-	200	μs	Guaranteed by characterization
AC.pmg1s1.dpdm.8	Off_isolation_HS	Switch-off isolation for HS	-20	-	-	dB	Guaranteed by design
AC.pmg1s1.dpdm.9	Off_isolation_FS	Switch-off isolation for FS	-50	-	-	dB	Guaranteed by design
AC.pmg1s1.dpdm.10	X_talk	Cross talk of switch From FS to HS at F=12 MHz	-50	-	-	dB	Guaranteed by design

**6.5.16 VCONN switch****Table 41 VCONN switch DC specifications**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/ conditions</b>
DC.pmg1s1.20VCONN.1	R <sub>ON</sub>	Switch ON resistance at VCONN_Source = 5 V with 215-mA load current	-	0.7	1.3	Ω	-
DC.pmg1s1.20VCONN.9	I <sub>OCP</sub>	Overcurrent detection range for CC1/CC2	550	-	-	mA	-
DC.pmg1s1.20VCONN.10	OVP_threshold	CC1, CC2 overvoltage protection detection threshold above V <sub>DDD</sub> or VCONN_Source, whichever is higher	200	-	1200	mV	-
DC.pmg1s1.20VCONN.11	OVP_hysteresis	Overvoltage detection hysteresis	50	-	200	mV	Guaranteed by design

## Electrical specifications

**Table 41 VCONN switch DC specifications (continued)**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/conditions</b>
DC.pmg1s1.20VCONN.12	OCP_hysteresis	Overcurrent detection hysteresis	20	-	60	mA	-
DC.pmg1s1.20VCONN.14	OVP_threshold_on	Overvoltage detection threshold above VCONN_Source of CC1/2, with CC1 or CC2 switch enabled. Same threshold triggers reverse current protection circuit	200	-	700	mV	-

**Table 42 VCONN switch AC specifications**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/conditions</b>
AC.pmg1s1.20VCONN.1	T <sub>ON</sub>	VCONN switch turn-on time	-	-	200	μs	-
AC.pmg1s1.20VCONN.2	T <sub>OFF</sub>	VCONN switch turn-off time	-	-	3	μs	Guaranteed by design

**6.5.17 V<sub>BUS</sub>****Table 43 V<sub>BUS</sub> discharge specifications**

<b>Spec ID</b>	<b>Parameter</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Details/conditions</b>
SID.VBUS.DISC.1	Ron1	20 V NMOS ON resistance (with dischg_ds<0> = 1; dischg_ds<4:1> = 0)	1500	-	3000	Ω	-
SID.VBUS.DISC.2	Ron2	20 V NMOS ON resistance (with dischg_ds<1:0> = 1; dischg_ds<4:2> = 0)	750	-	1500	Ω	-
SID.VBUS.DISC.3	Ron3	20 V NMOS ON resistance (with dischg_ds<2:0> = 1; dischg_ds<4:3> = 0)	500	-	1000	Ω	-
SID.VBUS.DISC.4	Ron4	20 V NMOS ON resistance (with dischg_ds<3:0> = 1; dischg_ds<4:4> = 0)	375	-	750	Ω	-
SID.VBUS.DISC.5	Ron5	20 V NMOS ON resistance (with dischg_ds<4:0> = 1)	300	-	600	Ω	-

## Ordering information

## 7 Ordering information

**Table 44** lists the EZ-PD™ PMG1-S1 part numbers and features.

**Table 44 EZ-PD™ PMG1-S1 ordering information**

Product	Application	Type-C ports	Termination resistor: $R_{D-DB}$	Role	Package	Si ID
CYPM1111-40LQXI	DRP applications	1	$R_P$ <sup>[7]</sup> , $R_D$ <sup>[8]</sup> , $R_{D-DB}$ <sup>[9]</sup>	DRP	40-pin QFN	0x2A20
CYPM1111-40LQXIT						

### 7.1 Ordering code definitions

The part numbers are of the form CYPM1ABC-DEFGHIJ where the fields are defined as follows.

**Table 45 Ordering code definitions**

Field	Description	Values	Meaning
CY	Cypress (an Infineon company) prefix	CY	Company ID
PM	Marketing code	PM	PM = Power Delivery MCU family
1	MCU Family generation	1	Product family generation
A	Family	0	S0
		1	S1
		2	S2
		3	S3
B	PD ports	1	1-PD port
		2	2-PD port
C	Application specific	X	Application specific
DE	Pin	XX	Number of pins in the package
FG	Package code	LQ	QFN
		BZ	BGA
		FN	CSP
H	Lead-free	X	Lead: X = Pb-free
I	Temperature range	I	Industrial
J	Only for T&R	T	Tape and reel

### Notes

7. Termination resistor denoting a source.
8. Termination resistor denoting an accessory or sink.
9. Termination resistor denoting dead battery termination.

## Packaging

## 8 Packaging

**Table 46** Package characteristics


Parameter	Description	Conditions	Min	Typ	Max	Unit
T <sub>A</sub>	Operating ambient temperature	Industrial	-40	25	85	°C
T <sub>J</sub>	Operating junction temperature	Industrial	-40	25	100	°C
T <sub>JA</sub>	Package θ <sub>JA</sub> (40-pin QFN)	-	-	-	19.3	°C/W
T <sub>JC</sub>	Package θ <sub>JC</sub> (40-pin QFN)	-	-	-	13.6	°C/W

**Table 47** Solder reflow peak temperature

Package	Maximum peak temperature	Maximum time within 5°C of peak temperature
40-pin QFN	260°C	30 seconds

**Table 48** Package moisture sensitivity level (MSL), IPC/JEDEC J-STD-2

Package	MSL
40-pin QFN	MSL 3

**Figure 8** 40-pin QFN (6 x 6 x 0.6 mm), LR40A/LQ40A 4.6 x 4.6 E-PAD (Sawn) package outline (PG-VQFN-40)

## Acronyms

## 9 Acronyms

**Table 49 Acronyms used in this document**

Acronym	Description
AC	Apple charging
ACT	active mode
ADC	analog-to-digital converter
AES	advanced encryption standard
AFC	adaptive fast charging
API	application programming interface
Arm®	advanced RISC machine, a CPU architecture
BC	battery charging
BMC	bi-phase mark coding
BOD	brown-out detect
CC	configuration channel
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
CS	current sense
CSA	current sense amplifier
DFP	downstream facing port
DP	DisplayPort, digital display interface developed by Video Electronics Standards Association
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMA	direct memory access
DRP	dual role power
DS	deep sleep mode
EEPROM	electrically erasable programmable read-only memory
EMCA	a USB cable that includes an IC that reports cable characteristics (e.g., current rating) to the Type-C ports
EMI	electromagnetic interference
ESD	electrostatic discharge
FPB	flash patch and breakpoint
FRS	fast role swap
FS	full-speed
GPIO	general-purpose input/output
IC	integrated circuit
IDE	integrated development environment
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
I/O	input/output, see also GPIO

## Acronyms

**Table 49 Acronyms used in this document (continued)**

<b>Acronym</b>	<b>Description</b>
LVD	low-voltage detect
LV-TTL	low-voltage transistor-transistor logic
MCU	microcontroller unit
NC	no connect
NMI	nonmaskable interrupt
NVIC	nested vectored interrupt controller
OCP	overcurrent protection
opamp	operational amplifier
OVP	overvoltage protection
PCB	printed circuit board
PD	power delivery
PGA	programmable gain amplifier
PHY	physical layer
POR	power-on reset
PRES	precise power-on reset
PRNG	pseudo random number generation
PWM	pulse-width modulator
QC	quick charge
RAM	random-access memory
RCP	reverse current protection, supported in Source Configuration only
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RX	receive
SAR	successive approximation register
SBU	sideband use
SCB	serial communication block
SCL	I <sup>2</sup> C serial clock
SCP	short circuit protection, supported in Source Configuration only
SDA	I <sup>2</sup> C serial data
S/H	sample and hold
SHA	secure hash algorithm
SPI	Serial Peripheral Interface, a communications protocol
SRAM	static random access memory
SWD	serial wire debug, a test protocol
TCPWM	timer counter pulse-width modulator
TX	transmit

## Acronyms

**Table 49 Acronyms used in this document (continued)**

Acronym	Description
Type-C	a new standard with a slimmer USB connector and a reversible cable, capable of sourcing up to 100 W of power
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UFP	upstream facing port
USB	Universal Serial Bus
USBIO	USB input/output, EZ-PD™ PMG1-S1 pins used to connect to a USB port
UVP	undervoltage protection
XRES	external reset I/O pin

---

Document conventions

## 10 Document conventions

### 10.1 Units of measure

Table 50 Units of measure

Symbol	Unit of measure
°C	degree Celsius
Hz	hertz
KB	1024 bytes
kHz	kilohertz
kΩ	kiloohm
Mbps	megabits per second
MHz	megahertz
MΩ	megaohm
Msps	megasamples per second
μA	microampere
μF	microfarad
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
mΩ	milliohm
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
s	second
sps	samples per second
V	volt

## Revision history

**Revision history**

Document revision	Date	Description of change
*E	2023-07-12	Updated <a href="#">Figure 8</a> title: Added the package name. Publish to web.
*F	2024-09-02	Updated document title. Updated <a href="#">EZ-PD™ PMG1 family general description</a> , <a href="#">EZ-PD™ PMG1-S1 general description</a> , <a href="#">Features</a> , and <a href="#">Block diagram</a> . Updated <a href="#">Development support</a> . Updated <a href="#">Functional overview</a> . Updated <a href="#">Power system overview</a> . Updated <a href="#">Table 1</a> , <a href="#">Table 3</a> , <a href="#">Table 6</a> , <a href="#">Table 7</a> , <a href="#">Table 8</a> , <a href="#">Table 9</a> , <a href="#">Table 10</a> , <a href="#">Table 18</a> , <a href="#">Table 19</a> , <a href="#">Table 20</a> , <a href="#">Table 22</a> , <a href="#">Table 25</a> , <a href="#">Table 34</a> , <a href="#">Table 38</a> , <a href="#">Table 39</a> , and <a href="#">Table 49</a> . Updated <a href="#">Figure 3</a> , <a href="#">Figure 6</a> , and <a href="#">Figure 7</a> .

## **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2024-09-02**

**Published by**

**Infineon Technologies AG  
81726 Munich, Germany**

**© 2024 Infineon Technologies AG.  
All Rights Reserved.**

**Do you have a question about this  
document?**

**Email:**  
[erratum@infineon.com](mailto:erratum@infineon.com)

**Document reference  
002-31597 Rev. \*F**

## **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

## **WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.