

- 4.5-V to 5.5-V V_{CC} Operation
- 1.4-k Ω Pullup Resistors Integrated on All Open-Drain Outputs Eliminate the Need for Discrete Resistors
- Designed for IEEE Std 1284-I (Level-1 Type) and IEEE Std 1284-II (Level-2 Type) Electrical Specifications
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per JEDEC 17
- ESD Protection Exceeds JESD 22
 - 4000-V Human-Body Model (A114-A)
 - 300-V Machine Model (A115-A)
 - 2000-V Charged-Device Model (C101)


description/ordering information

The SN74LV161284 is designed for 4.5-V to 5.5-V V_{CC} operation. This device provides asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

This device has eight bidirectional bits; data can flow in the A-to-B direction when DIR is high, and in the B-to-A direction when DIR is low. This device also has five drivers, which drive the cable side, and four receivers. The SN74LV161284 has one receiver dedicated to the HOST LOGIC line and a driver to drive the PERI LOGIC line.

The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the B, Y, and PERI LOGIC OUT outputs are in a totem-pole configuration, and in an open-drain configuration when HD is low. This meets the drive requirements as specified in the IEEE Std 1284-I (level-1 type) and IEEE Std 1284-II (level-2 type) parallel peripheral-interface specifications. Except for HOST LOGIC IN and PERI LOGIC OUT, all cable-side pins have a 1.4-k Ω integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low state or if the output voltage is above V_{CC} CABLE. If V_{CC} CABLE is off, PERI LOGIC OUT is set to low.

The device has two supply voltages. V_{CC} is designed for 4.5-V to 5.5-V operation. V_{CC} CABLE supplies the output buffers of the cable side only and is designed for 4.5-V to 5.5-V operation.



ORDERING INFORMATION

T_A	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	SSOP – DL	Tube	SN74LV161284DL	LV161284
		Tape and reel	SN74LV161284DLR	
	TSSOP – DGG	Tape and reel	SN74LV161284DGGR	LV161284

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated


SN74LV161284
19-BIT BUS INTERFACE

SCLS426C – OCTOBER 1998 – REVISED NOVEMBER 2002

FUNCTION TABLE

INPUTS		OUTPUT	MODE
DIR	HD		
L	L	Open drain	A9–A13 to Y9–Y13 and PERI LOGIC IN to PERI LOGIC OUT
		Totem pole	B1–B8 to A1–A8 and C14–C17 to A14–A17
L	H	Totem pole	B1–B8 to A1–A8, A9–A13 to Y9–Y13, PERI LOGIC IN to PERI LOGIC OUT, and C14–C17 to A14–A17
H	L	Open drain	A1–A8 to B1–B8, A9–A13 to Y9–Y13, and PERI LOGIC IN to PERI LOGIC OUT
		Totem pole	C14–C17 to A14–A17
H	H	Totem pole	A1–A8 to B1–B8, A9–A13 to Y9–Y13, C14–C17 to A14–A17, and PERI LOGIC IN to PERI LOGIC OUT

logic diagram (positive logic)



NOTES: A. The PMOS prevents backdriving current from the signal pins to V_{CC} CABLE when V_{CC} CABLE is open or at GND.
B. The PMOS prevents backdriving current from the signal pins to V_{CC} CABLE when V_{CC} CABLE is open or at GND. The PMOS is turned off when the associated driver is in the low state.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range: V_{CC} CABLE	–0.5 V to 7 V
V_{CC}	–0.5 V to 7 V
Input and output voltage range, V_I and V_O : Cable side (see Notes 1 and 2)	–2 V to 7 V
Peripheral side (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±200 mA
Output high sink current, I_{SK} ($V_O = 5.5$ V and V_{CC} CABLE = 5.5 V)	65 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	70°C/W
DL package	63°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The ac input voltage pulse duration is limited to 40 ns if the amplitude is more negative than –0.5 V.
3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V _{CC} CABLE	Supply voltage for the cable side, V _{CC} CABLE ≥ V _{CC}		4.5	5.5	V
V _{CC}	Supply voltage		4.5	5.5	V
V _{IH}	High-level input voltage	A, DIR, HD, and PERI LOGIC IN	V _{CC} × 0.7		V
		B	2		
		C14–C17	2.3		
		HOST LOGIC IN	2.6		
V _{IL}	Low-level input voltage	A, DIR, HD, and PERI LOGIC IN	V _{CC} × 0.3		V
		B	0.8		
		C14–C17	0.8		
		HOST LOGIC IN	1.6		
V _I	Input voltage	Peripheral side	0	V _{CC}	V
		Cable side	0	5.5	
V _O	Open-drain output voltage	B, Y, and PERI LOGIC OUT (HD low)	0	5.5	V
I _{OH}	High-level output current	B and Y outputs (HD high)	−14		mA
		A outputs and HOST LOGIC OUT	−8		
		PERI LOGIC OUT	−0.5		
I _{OL}	Low-level output current	B and Y outputs	14		mA
		A outputs and HOST LOGIC OUT	8		
		PERI LOGIC OUT	84		
T _A	Operating free-air temperature		−40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN74LV161284

19-BIT BUS INTERFACE

SCLS426C – OCTOBER 1998 – REVISED NOVEMBER 2002

**electrical characteristics over recommended operating free-air temperature range,
V_{CC} CABLE = V_{CC} (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
ΔV_t	Input hysteresis	$V_{thH} - V_{thL}$ for all inputs except the C inputs and HOST LOGIC IN	4.5 V to 5.5 V	0.4			V
		$V_{thH} - V_{thL}$ for the HOST LOGIC IN	5 V	0.3			
		$V_{thH} - V_{thL}$ for the C inputs		0.8			
V_{IK}	Input clamp diode voltage	$I_I = -18$ mA	3 V			-1.2	V
V_{OH}	B and Y outputs	$I_{OH} = -14$ mA (HD high)	4.5 V	3.73			V
	A outputs and HOST LOGIC OUT	$I_{OH} = -8$ mA (HD high)		3.8			
		$I_{OH} = -50$ μ A		4.4			
	PERI LOGIC OUT	$I_{OH} = -0.5$ mA	4.5 V	4.45			
V_{OL}	B and Y outputs	$I_{OL} = 14$ mA	4.5 V			0.77	V
	A outputs and HOST LOGIC OUT	$I_{OL} = 50$ μ A				0.1	
		$I_{OL} = 8$ mA				0.44	
	PERI LOGIC OUT	$I_{OL} = 84$ mA				0.7	
I_I	C inputs	$V_I = V_{CC}$	5.5 V			350	μ A
		$V_I = GND$ (pullup resistors)				-5	mA
	B and C inputs	$V_I = 5.5$ V or GND	0 to 5.5 V			± 5	mA
	All inputs except the B or C inputs	$V_I = V_{CC}$ or GND	5.5 V			± 1	μ A
I_{OZ}	B outputs	$V_O = V_{CC}$	5.5 V			350	μ A
		$V_O = GND$ (pullup resistors)	5.5 V			-5	mA
	A1–A8	$V_O = V_{CC}$ or GND	5.5 V			± 20	μ A
	Open-drain Y outputs	$V_O = GND$ (pullup resistors)	5.5 V			-5	mA
I_{OZPU}	B and Y outputs	$V_O = 5.5$ V	0 to 2 V			350	μ A
		$V_O = GND$				-5	mA
I_{OZPD}	B and Y outputs	$V_O = 5.5$ V	2 V to 0			350	μ A
		$V_O = GND$				-5	mA
I_{off}	Power-down output leakage, Outputs B1 – B8, Y9 – Y13, and PERI LOGIC OUT	$V_O = 5.5$ V	0			100	μ A
	Power-down input leakage, Inputs C14 – C17 and HOST LOGIC IN	$V_I = 5.5$ V				100	
I_{CC}^\ddagger		$V_I = V_{CC}, I_O = 0$	5.5 V			0.8	mA
		$V_I = GND$ (12 \times pullup)				70	
C_i	All inputs	$V_I = V_{CC}$ or GND	5 V		5		pF
C_{io}	I/O ports	$V_O = V_{CC}$ or GND	5 V		9		pF
Z_O	Cable side	$I_{OH} = -35$ mA	5 V		45		Ω
R pullup	Cable side	$V_O = 0$ V (in Hi Z)	5 V	1.15		1.65	k Ω

† All typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$.

‡ A maximum current of 170 μ A per pin is added to I_{CC} if the pullup resistor pin is above V_{CC} .



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 and 2)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
t _{PLH}	Totem pole	A or B	B or A	2		30	ns
t _{PHL}				2		30	
t _{PLH}	Totem pole	A	Y	2		30	ns
t _{PHL}				2		30	
t _{PLH}	Totem pole	C	A	2		30	ns
t _{PHL}				2		30	
t _{PLH}	Totem pole	PERI LOGIC IN	PERI LOGIC OUT	2		30	ns
t _{PHL}				2		30	
t _{PLH}	Totem pole	HOST LOGIC IN	HOST LOGIC OUT	2		30	ns
t _{PHL}				2		30	
t _{slew}	Totem pole	Cable-side outputs		0.05		0.95	V/ns
t _{en}	Totem pole	HD	B, Y, and PERI LOGIC OUT	2		25	ns
t _{dis}	Totem pole	HD	B, Y, and PERI LOGIC OUT	2		25	ns
t _{en} –t _{dis}						10	ns
t _{en}		DIR	A	2		25	ns
t _{dis}		DIR	A	2		15	ns
			B	2		25	
t _r , t _f	Open drain	A	B or Y			30	ns
t _{sk(o)}		A or B	B or A		1	6	ns

† Skew is measured at 1/2 (V_{OH} + V_{OL}) for signals switching in the same direction.



operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER			TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 0, f = 10 MHz	25	pF

SN74LV161284 19-BIT BUS INTERFACE



SCLS426C – OCTOBER 1998 – REVISED NOVEMBER 2002

PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS MEASURED AT TP1
PROPAGATION DELAY TIMES (A to B)

SLEW RATE A-TO-B OR A-TO-Y LOAD (Totem Pole)




VOLTAGE WAVEFORMS MEASURED AT TP1, B SIDE

A-TO-B LOAD OR A-TO-Y LOAD (Open Drain)

- NOTES: A. C_L includes probe and jig capacitance.
B. Input rise and fall times are 3 ns, $150 \text{ ns} < \text{pulse duration} < 10 \mu\text{s}$ for both low-to-high and high-to-low transitions. Slew rate is measured between 0.4 V and 1.9 V for the rising edge and between 95% V_{CC} and 50% V_{CC} for the falling edge.
C. Input rise and fall times are 3 ns. Rise and fall times (open drain) $< 120 \text{ ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Input rise and fall times are 3 ns.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. Input rise and fall times are 3 ns, 150 ns < pulse duration < 10 μ s for both low-to-high and high-to-low transitions.
 - E. The outputs are measured one at a time with one transition per measurement.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74LV161284DGGR	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV161284
SN74LV161284DL	Active	Production	SSOP (DL) 48	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV161284
SN74LV161284DLR	Active	Production	SSOP (DL) 48	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV161284

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV161284DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LV161284DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV161284DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LV161284DLR	SSOP	DL	48	1000	367.0	367.0	55.0

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN74LV161284DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)



PLASTIC SMALL-OUTLINE PACKAGE



4040048-3/F 05/13

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



4214859/B 11/2020

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT



DGG0048A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4214859/B 11/2020

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DGG0048A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4214859/B 11/2020


NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated