ESD Protection Diode

Ultra−Low Capacitance Micro−Packaged Diodes for ESD Protection

ESD7241, SZESD7241

The ESD7241 is designed to protect voltage sensitive components that require ultra−low capacitance from ESD and transient voltage events. It has industry leading capacitance linearity over voltage making it ideal for RF applications. This capacitance linearity combined with the extremely small package and low insertion loss makes this part well suited for use in antenna line applications for wireless handsets and terminals.

Features

- Industry Leading Capacitance Linearity Over Voltage
- Ultra−Low Capacitance: < 1.0 pF Max
- Insertion Loss: 0.15 dB at 1 GHz; 0.60 dB at 3 GHz
- Low Leakage: < 0.5 μA
- Protection for the following IEC Standards:
  - IEC61000−4−2 (ESD): Level 4 ±28 kV Contact
  - IEC61000−4−4 (EFT): 40 A −5/50 ns
  - IEC61000−4−5 (Lightning): 2.5 A (8/20 μs)
- SZESD7241MXWT5G − Wettable Flank Package for Optimal Automated Optical Inspection (AOI)
- SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q101 Qualified and PPAP Capable
- These Devices are Pb−Free, Halogen/BFR Free and RoHS Compliant

Typical Applications

- RF Signal ESD Protection
- Near Field Communications
- USB 3.x Vbus Protection

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Power Dissipation 8/20 Double Exponential Waveform	P_{PK}	120	W
IEC 61000−4−2 (ESD) (Note 1)		±28	kV
Total Power Dissipation (Note 2) @ T_A=25°C Thermal Resistance, Junction−to−Ambient	P_D $R_{\theta JA}$	300 400	mW °C/W
Junction and Storage Temperature Range	T_J, T_{stg}	−55 to +150	°C
Lead Solder Temperature − Maximum (10 Second Duration)	T_L	260	°C
Human Body Model (HBM) IEC 61000−4−2 Contact ISO 10605 (330 pF / 330 Ω Contact) ISO 10605 (330 pF / 2 kΩ Contact) ISO 10605 (150 pF / 2 kΩ Contact)	ESD	±8 ±28 ±29 ±30 ±30	kV
Maximum Peak Pulse Current 8/20 μs	I_{PP}	3	A

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


1. Non−repetitive current pulse at T_A = 25°C, per IEC61000−4−2 waveform.
2. Mounted with recommended minimum pad size, DC board FR−4



MARKING DIAGRAM



X2DFN2
CASE 714AB



2 = Specific Device Code
M = Date Code



X2DFNW2
CASE 711BG



A = Specific Device Code
M = Date Code

ORDERING INFORMATION

Device	Package	Shipping†
ESD7241N2T5G	X2DFN2 (Pb−Free)	8000 / Tape & Reel
SZESD7241N2T5G	X2DFN2 (Pb−Free)	8000 / Tape & Reel
SZESD7241MXWT5G	X2DFNW2 (Pb−Free)	8000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

© Semiconductor Components Industries, LLC, 2016


Downloaded from Arrow.com.

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

Symbol	Parameter
I_{PP}	Maximum Reverse Peak Pulse Current
V_C	Clamping Voltage @ I_{PP}
V_{RWM}	Working Peak Reverse Voltage
I_R	Maximum Reverse Leakage Current @ V_{RWM}
V_{BR}	Breakdown Voltage @ I_T
I_T	Test Current

*See Application Note AND8308/D for detailed explanations of datasheet parameters.



ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V_{RWM}	Reverse Working Voltage				24	V
V_{BR}	Breakdown Voltage	I_T = 1 mA (Note 3)	24.3	25	28	V
I_R	Reverse Leakage Current	V_{RWM} = 24 V			0.5	μA
V_C	Clamping Voltage TLP	I_{PP} = 8 A (Note 4)		38		V
V_C	Clamping Voltage TLP	I_{PP} = 16 A (Note 4)		48		V
C_J	Junction Capacitance	V_R = 0 V, f = 1 MHz V_R = 0 V, f = 1 GHz			1.0 0.7	pF
R_{DYN}	Dynamic Resistance	TLP Pulse		0.84		Ω
I_L	Insertion Loss	f = 1 GHz f = 3 GHz		0.15 0.58		dB

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Breakdown voltage is tested from pin 1 to 2 and pin 2 to 1.
4. ANSI/ESD STM5.5.1 − Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model.
   TLP conditions: Z_0 = 50 Ω, t_p = 100 ns, t_r = 4 ns, averaging window; t_1 = 30 ns to t_2 = 60 ns.

Downloaded from Arrow.com.

TYPICAL CHARACTERISTICS




Figure 1. Typical IV Characteristics




Figure 2. Typical CV Characteristics




Figure 3. I_R vs. Temperature Characteristics




Figure 4. Steady State Power Derating




Figure 5. 8 X 20 μs Pulse Waveform




Figure 6. Clamping Voltage vs. Peak Pulse Current (8/20 μs)

Downloaded from Arrow.com.

TYPICAL CHARACTERISTICS




Figure 7. Typical IEC61000−4−2 + 8 kV Contact ESD Clamping Voltage




Figure 8. Typical IEC61000−4−2 − 8 kV Contact ESD Clamping Voltage




Figure 9. Typical Insertion Loss




Figure 10. Typical Capacitance over Frequency




Figure 11. Pin 1 to Pin 2 TLP IV Curve




Figure 12. Pin 2 to Pin 1 TLP IV Curve

NOTE: TLP parameter: Z_0 = 50 Ω, t_p = 100 ns, t_r = 300 ps, averaging window: t_1 = 30 ns to t_2 = 60 ns.

Downloaded from Arrow.com.

IEC 61000−4−2 Spec.

Level	Test Voltage (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 13. IEC61000−4−2 Spec




Figure 14. Diagram of ESD Clamping Voltage Test Setup

The following is taken from Application Note AND8308/D − Interpretation of Datasheet Parameters for ESD Devices.

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000−4−2 waveform. Since the IEC61000−4−2 was written as a pass/fail spec for larger systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.

Downloaded from Arrow.com.

Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I−V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 15. TLP I−V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 16 where an 8 kV IEC 61000−4−2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I−V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels.




Figure 15. Simplified Schematic of a Typical TLP System






Figure 16. Comparison Between 8 kV IEC 61000−4−2 and 8 A and 16 A TLP Waveforms

Downloaded from Arrow.com.




X2DFNW-2 1.00x0.60x0.37, 0.65P
CASE 711BG
ISSUE F


DATE 06 NOV 2025




TOP VIEW




SIDE VIEW



DETAIL "B"
SCALE 2:1



END VIEW



BOTTOM VIEW

NOTES:

1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5−2018.
2. ALL DIMENSION ARE IN MILLIMETERS.
3. DIMENSION b APPLIES TO THE PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 FROM THE TERMINAL TIP.


MILLIMETERS			
DIM	MIN	NOM	MAX
A	0.34	0.37	0.40
A1	~	~	0.05
b	0.45	0.50	0.55
D		1.00 BSC	
D1	~	~	0.05
E		0.60 BSC	
e		0.65 BSC	
L		0.22 REF	
L1	0.24	0.28	0.34
TOLERANCE FORM & POSITION			
aaa		0.05	
bbb		0.10	
ccc		0.05	
ddd		0.05	
eee		0.05	

GENERIC MARKING DIAGRAM*



XX = Specific Device Code
M = Date Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G", may or not be present. Some products may not follow the Generic Marking.



RECOMMENDED MOUNTING FOOTPRINT*


* FOR ADDITIONAL INFORMATION ON OUR Pb−FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	**98AON15241G**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	**X2DFNW-2 1.00x0.60x0.37, 0.65P**	**PAGE 1 OF 1**

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.


© Semiconductor Components Industries, LLC, 2016

Downloaded from Arrow.com.




X2DFN−2 1.00x0.60x0.37, 0.65P
CASE 714AB
ISSUE D


DATE 25 SEP 2026



TOP VIEW



SIDE VIEW




BOTTOM VIEW

NOTES:

1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5−2018.
2. ALL DIMENSION ARE IN MILLIMETERS.
3. EXPOSED COPPER ALLOWED AS SHOW.


DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.34	0.37	0.40
A1	−−−	0.03	0.050
b	0.20	0.25	0.30
D	0.95	1.00	1.05
E	0.55	0.60	0.65
e	0.65 BSC		
L	0.45	0.50	0.55



RECOMMENDED MOUNTING FOOTPRINT*

* FOR ADDITIONAL INFORMATION ON OUR Pb−FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC
MARKING DIAGRAM*



XX = Specific Device Code
M = Date Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “ ▪”, may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	**98AON98172F**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
DESCRIPTION:	**X2DFN−2 1.00x0.60x0.37, 0.65P**	**PAGE 1 OF 1**

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

Downloaded from Arrow.com.

onsemi, ONSEMI , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as−is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

◊

Downloaded from Arrow.com.