

Radiation Hardened N-Channel MOSFET

Qualified per MIL-PRF-19500/614

QPL RANGE and RAD LEVEL						
Radiation Level	JANSD2N7380	JANSR2N7380	JANSF2N7380			
TID	10 Krad	100 Krad	300 Krad			

DESCRIPTION

These products are well suited for Space level applications requiring Total Dose radiation (TID) tolerance and Single Event capability. This 2N7381 is available in three qualified radiation levels and is packaged in a hermetic TO-257 outline. These products have all the same performance features of industry standard MOSFETs and may be used for most voltage control and fast switching applications.

Important: For the latest information, visit our website http://www.microsemi.com.

FEATURES

- · Ease of paralleling
- · Hermetically sealed package
- · Low gate charge
- Single event hardened for space applications
- RHA level JANS qualifications available per MIL-PRF-19500/614.
 (See <u>part nomenclature</u> for all available options.)

APPLICATIONS / BENEFITS

- Space level DC-DC converters
- Satellite Motor Control circuits
- Synchronous rectification
- · Linear-mode applications

MAXIMUM RATINGS @ T_C = +25 °C unless otherwise stated

Parameters / Test Conditions	Symbol	Value	Unit
Operating & Storage Junction Temperature Range	T _J & T _{stg}	-55 to +150	°C
Thermal Resistance Junction-to-Case (see Figure 4)	Rejc	1.67	°C/W
Total Power Dissipation @ T _A = +25 °C	P⊤	2	W
$@ T_C = +25 °C ^{(1)}$	r	75	VV
Gate-Source Voltage, dc	V_{GS}	± 20	V
Drain Current, dc @ $T_C = +25$ °C (2) (3)	I _{D1}	14.4	Α
Drain Current, dc @ T _C = +100 °C (2) (3)	I _{D2}	9.1	Α
Off-State Current (Peak Total Value) (4)	I _{DM}	57.6	Α
Source Current	Is	14.4	Α


NOTES:

- 1. Derated linearly 0.6 W/ $^{\circ}$ C for T_C > +25 $^{\circ}$ C
- 2. The following formula derives the maximum theoretical I_D limit. I_D is limited by package and internal wires and may also be limited by pin diameter:

$$I_D = \sqrt{\frac{T_J (max) - T_C}{R_{\theta JC} x R_{DS(on)} @ T_J (max)}}$$

- 3. See Figure 3 for maximum drain current graphs
- 4. I_{DM} = 4 X I_{D1} as calculated in note (2)

Qualified Levels: JANSD, JANSR and JANSF



TO-257AA Package

MSC - Lawrence

6 Lake Street, Lawrence, MA 01841 Tel: 1-800-446-1158 or (978) 620-2600 Fax: (978) 689-0803

MSC - Ireland

Gort Road Business Park, Ennis, Co. Clare, Ireland Tel: +353 (0) 65 6840044 Fax: +353 (0) 65 6822298

Website:

www.microsemi.com



MECHANICAL and PACKAGING

CASE: Nickel plated copper base & 1020 steel frame
 TERMINALS: Solder dipped copper cored 52 alloy plating

MARKING: Alpha numeric

POLARITY: See <u>Schematic</u> on last page
 WEIGHT: Approximately 3.43 grams
 See <u>Package Dimensions</u> on last page.

PART NOMENCLATURE



	SYMBOLS & DEFINITIONS				
Symbol	Definition				
di/dt	Rate of change of diode current while in reverse-recovery mode, recorded as maximum value.				
I _D	Drain current, dc: The direct current into the drain terminal.				
I _{DSS}	Zero-Gate-Voltage Drain Current: The direct current into the gate terminal when the gate-source voltage is zero.				
l _F	Forward current: The current flowing from the p-type region to the n-type region.				
I _{GSS}	Reverse-Gate Current, Drain Short-Circuited to Source: The direct current into the gate terminal with a forward gate source voltage applied (I _{GSSF}) or reverse gate source voltage applied (I _{GSSF}) and the drain terminal short-circuited to the source terminal.				
Is	Source current, dc: The direct current into the source terminal.				
r _{DS(on)}	Static Drain-Source On-State Resistance: The dc resistance between the drain and source terminals with a specified gate-source voltage applied to bias the device to the on state.				
R_{G}	Gate drive impedance or Gate resistance				
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage: Gate short-circuited to the source terminal.				
V_{DD}	Drain supply voltage, dc: The dc supply voltage applied to a circuit connected to the drain terminal.				
V_{DG}	Drain-gate voltage, dc: The dc voltage between the drain and gate terminals.				
V _{DS}	Drain source voltage, dc: The dc voltage between the drain terminal and the source terminal.				
V _{GS}	Gate source voltage, dc: The dc voltage between the gate terminal and the source terminal.				



ELECTRICAL CHARACTERISTICS @ T_A = +25 °C, unless otherwise noted

Parameters / Test Conditions	Symbol	Min.	Max.	Unit
PRE-IRRADIATION CHARACTERISTICS				
Drain-Source Breakdown Voltage $V_{GS} = 0 \text{ V}, I_D = 1.0 \text{ mA}$	V _{(BR)DSS}	100		V
Gate-Source Voltage (Threshold) $V_{DS} \ge V_{GS}$, $I_D = 1 \text{ mA}$ $V_{DS} \ge V_{GS}$, $I_D = 1 \text{ mA}$, $T_J = +125^{\circ}\text{C}$	$V_{GS(th)1}$ $V_{GS(th)2}$ $V_{GS(th)3}$	2.0 1.0	4.0 5.0	V
$V_{DS} \ge V_{GS}$, $I_D = 1$ mA, $T_J = -55$ °C	▼ GS(th)3		5.0	
Gate Current $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}, T_{J} = +125^{\circ}\text{C}$	I _{GSS1}		±100 ±200	nA
Drain Current V _{GS} = 0 V, V _{DS} = 80 V	I _{DSS1}		25	μΑ
Drain Current $V_{GS} = 0 \text{ V}, V_{DS} = 80 \text{ V}, T_{J} = +125 \text{ °C}$	I _{DSS2}		0.25	mA
Static Drain-Source On-State Resistance $V_{GS} = 12 \text{ V}, I_D = 9.1 \text{ A pulsed}$	r _{DS(on)1}		0.18	Ω
Static Drain-Source On-State Resistance $V_{GS} = 12 \text{ V}, I_D = 14.4 \text{ A pulsed}$	r _{DS(on)2}		0.20	Ω
Static Drain-Source On-State Resistance				
$T_J = +125$ °C $V_{GS} = 12 \text{ V}, I_D = 9.1 \text{ A pulsed}$	r _{DS(on)3}		0.35	Ω
Diode Forward Voltage V _{GS} = 0 V, I _D = 14.4 A pulsed	V _{SD}		1.8	V

DYNAMIC CHARACTERISTICS

Parameters / Test Conditions	Symbol	Min.	Max.	Unit
Gate Charge:				
On-State Gate Charge $V_{GS} = 12 \text{ V}, I_D = 14.4 \text{ A}, V_{DS} = 50 \text{ V}$	Q _{g(on)}		40	nC
Gate to Source Charge $V_{GS} = 12 \text{ V}, I_D = 14.4 \text{ A}, V_{DS} = 50 \text{ V}$	Q _{gs}		10	nC
Gate to Drain Charge $V_{GS} = 12 \text{ V}$, $I_D = 14.4 \text{ A}$, $V_{DS} = 50 \text{ V}$	Q _{gd}		20	nC

SWITCHING CHARACTERISTICS

Parameters / Test Conditions	Symbol	Min.	Max.	Unit
Turn-on delay time	+		25	ns
$I_D = 14.4 \text{ A}, V_{GS} = 12 \text{ V}, R_G = 7.5 \Omega, V_{DD} = 50 \text{ V}$	t _{d(on)}		25	115
Rise time	t _r		60	ns
$I_D = 14.4 \text{ A}, V_{GS} = 12 \text{ V}, R_G = 7.5 \Omega, V_{DD} = 50 \text{ V}$	ι _r		00	113
Turn-off delay time	t		40	ns
$I_D = 14.4 \text{ A}, V_{GS} = 12 \text{ V}, R_G = 7.5 \Omega, V_{DD} = 50 \text{ V}$	t _{d(off)}		40	113
Fall time	t _f		30	ns
$I_D = 14.4 \text{ A}, V_{GS} = 12 \text{ V}, R_G = 7.5 \Omega, V_{DD} = 50 \text{ V}$	Lf		30	113
Diode Reverse Recovery Time	t _{rr}		275	ns
di/dt ≤ 100 A/ μ s, V _{DD} ≤ 50 V, I _F = 14.4 A	rr rr		213	113




ELECTRICAL CHARACTERISTICS @ T_A = +25 °C, unless otherwise noted (continued)

POST-IRRADIATION (1)

Parameters / Test Conditions	Symbol	Min.	Max.	Unit
Drain-Source Breakdown Voltage	V _{(BR)DSS}	100		V
$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	▼ (BK)D22	100		•
Gate-Source Voltage (Threshold)				
$V_{DS} \ge V_{GS}$, $I_D = 1.0 \text{ mA}$ JANSD, R	$V_{GS(th)1}$	2.0	4.0	V
$V_{DS} \ge V_{GS}$, $I_D = 1.0 \text{ mA}$ JANSF	V _{GS(th)1}	1.25	4.5	
Gate Current				
$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	I _{GSS1}		±100	nA
Drain Current				
$V_{GS} = 0 \text{ V}, V_{DS} = 80\% \text{ of } V_{DS} \text{ (pre-irradiated)} \text{ JANSD, R}$	I _{DSS1}		25	μA
$V_{GS} = 0 \text{ V}, V_{DS} = 80\% \text{ of } V_{DS} \text{ (pre-irradiated)}$ JANSF			50	
Static Drain-Source On-State Voltage				
$V_{GS} = 12 \text{ V}, I_D = 9.1 \text{ pulsed JANSD}, R$			1.638	.,
$V_{GS} = 12 \text{ V}, I_D = 9.1 \text{ pulsed JANSF}$	r _{DS(on)}		2.184	V
Diode Forward Voltage	V _{SD}			V
$V_{GS} = 0 \text{ V}, I_D = 14.4 \text{ pulsed}$	v SD		1.8	V

NOTE: 1. Post-irradiation electrical characteristics apply to devices subjected to steady state total dose irradiation testing in accordance with MIL-STD-750, method 1019. Separate samples are tested for V_{GS} bias (12V), and V_{DS} bias (80V) conditions.

SAFE OPERATING AREA



V_{DS}, Drain-to-Source Voltage (V)


FIGURE 1



GRAPHS

SEE (Single Event Effect) Typical Response:

Heavy Ion testing of the 2N7380 device was completed by similarity of die structure to the 2N7261. The 2N7261 has been characterized at the Texas A&M cyclotron. The following SEE curve has been established using the elements, LET, range, and Total Energy conditions as shown:



It should be noted that total energy levels are considered to be a factor in SEE characterization. Comparisons to other datasets should not be based on LET alone. Please consult factory for more information.



GRAPHS




FIGURE 3

Maximum Drain Current vs Case Temperature





FIGURE 4
Thermal Impedance Curves



PACKAGE DIMENSIONS



	Dimensions				
Ltr	Inch		Millimeters		
	Min	Max	Min	Max	
BL	0.410	0.430	10.41	10.92	
CH	0.190	0.200	4.83	5.08	
LD	0.025	0.035	0.64	0.89	
LL	0.505	0.595	12.82	15.11	
LO	0.120 BSC		3.05 BSC		
LS	0.100 BSC 2.54 B		BSC		
MHD	0.140	0.150	3.56 3.81		
МНО	0.527	0.537	13.39	13.64	
TL	0.645	0.665	16.38	16.89	
TT	0.035	0.045	0.89	1.14	
TW	0.410	0.420	10.41	10.67	
TERM 1	DRAIN				
TERM 2	SOURCE				
TERM 3	GATE				

NOTES:

- 1. Dimensions are in inches.
- 2. Millimeter equivalents are given for information only.
- 3. Glass meniscus included in dimension TL and BL.

SCHEMATIC

