


# SILICON NPN DUAL TRANSISTORS

## 2N3904DCSM



**Features:**

- Hermetic Ceramic Surface Mount Package
- Designed For General Purpose and Switching Applications
- Screening Option Available

**Absolute Maximum Ratings** ( $T_A = 25^{\circ}\text{C}$  unless otherwise noted)

		Each Side	Total Device
$V_{CBO}$	Collector – Base Voltage	60V	
$V_{CEO}$	Collector – Emitter Voltage	40V	
$V_{EBO}$	Emitter – Base Voltage	6V	
$I_C$	Collector Current	200mA	
$P_D$	Total Power Dissipation at $T_A = 25^{\circ}\text{C}$ Derate Above $25^{\circ}\text{C}$	500mW	600mW <sup>(1)</sup>
		2.86mW/ $^{\circ}\text{C}$	3.43mW/ $^{\circ}\text{C}$
$T_J$	Junction Temperature Range	-55 to +200 $^{\circ}\text{C}$	
$T_{stg}$	Storage Temperature Range	-55 to +200 $^{\circ}\text{C}$	

**Thermal Properties** (Each Side)

$R_{\theta JA}$	Thermal Resistance Junction to Ambient	Max. 350 $^{\circ}\text{C}/\text{W}$
-----------------	--	--------------------------------------

**Notes**

(1) Total device power dissipation limited by package.

General Note  
TT Electronics reserves the right to make changes in product specification without notice or liability. All information is subject to TT Electronics' own data and is considered accurate at time of going to print.

# SILICON NPN DUAL TRANSISTORS



## 2N3904DCSM

### Electrical Specifications

Electrical Characteristics (Each Side,  $T_A = 25^\circ\text{C}$  unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNITS
$V_{(BR)CEO}^{(2)}$	Collector-Emitter Breakdown Voltage	$I_C = 1.0\text{mA}$	$I_B = 0$	40			V
$V_{(BR)CBO}$	Collector-Base Breakdown Voltage	$I_C = 10\mu\text{A}$	$I_E = 0$	60			V
$V_{(BR)EBO}$	Emitter-Base Breakdown Voltage	$I_E = 10\mu\text{A}$	$I_C = 0$	6			V
$I_{CEX}$	Collector-Emitter Cut-off Current	$V_{CE} = 30\text{V}$	$V_{EB} = 3\text{V}$			50	nA
$V_{CE(sat)}^{(2)}$	Collector-Emitter Saturation Voltage	$I_C = 10\text{mA}$	$I_B = 1.0\text{mA}$			0.2	V
		$I_C = 50\text{mA}$	$I_B = 5\text{mA}$			0.3	V
$V_{BE(sat)}^{(2)}$	Collector-Base Saturation Voltage	$I_C = 10\text{mA}$	$I_B = 1.0\text{mA}$	0.65		0.85	V
		$I_C = 50\text{mA}$	$I_B = 5\text{mA}$			0.95	V
$h_{FE}^{(2)}$	DC Current Gain	$V_{CE} = 1.0\text{V}$	$I_C = 0.1\text{mA}$	40			
		$V_{CE} = 1.0\text{V}$	$I_C = 1.0\text{mA}$	70			
		$V_{CE} = 1.0\text{V}$	$I_C = 10\text{mA}$	100		300	
		$V_{CE} = 1.0\text{V}$	$I_C = 50\text{mA}$	60			
		$V_{CE} = 1.0\text{V}$	$I_C = 100\text{mA}$	30			

#### Notes

(2) Pulse Width  $\leq 380\mu\text{s}$ ,  $\delta \leq 2\%$

General Note  
TT Electronics reserves the right to make changes in product specification without notice or liability. All information is subject to TT Electronics' own data and is considered accurate at time of going to print.

# SILICON NPN DUAL TRANSISTORS



## 2N3904DCSM

### Dynamic Characteristics (Each Side, $T_A = 25^\circ\text{C}$ unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
$f_T$	Transition Frequency	$V_{CE} = 20\text{V}$ $f = 100\text{MHz}$ $I_C = 10\text{mA}$	250	300		MHz
$C_{obo}$	Output Capacitance	$V_{CB} = 5\text{V}$ $f = 1.0\text{MHz}$ $I_E = 0$			4	pF
$C_{ibo}$	Input Capacitance	$V_{BE} = 0.5\text{V}$ $f = 1.0\text{MHz}$ $I_C = 0$			8	pF
$h_{ie}^{(3)}$	Input Impedance	$V_{CE} = 20\text{V}$ $I_C = 1.0\text{mA}$ $f = 1.0\text{KHz}$	1.0		10	$\text{k}\Omega$
$h_{oe}^{(3)}$	Output Admittance		1.0		40	$\mu\text{S}$
$h_{re}^{(3)}$	Voltage Feedback Ratio		0.5		8	$\times 10^{-4}$
$h_{fe}$	Small Signal Current Gain		100		400	
$N_F^{(3)}$	Noise Figure	$V_{CE} = 5\text{V}$ $f = 1.0\text{KHz}$ $I_C = 100\mu\text{A}$ $R_S = 1.0\text{k}\Omega$			5	dB
$t_d$	Delay Time	$V_{CC} = 3\text{V}$ $I_C = 10\text{mA}$ $I_{B1} = 1.0\text{mA}$			35	ns
$t_r$	Rise Time				35	ns
$t_s$	Storage Time	$V_{CC} = 3\text{V}$ $I_C = 10\text{mA}$ $I_{B1} = -I_{B2} = 1.0\text{mA}$			200	ns
$t_f$	Fall Time				50	ns

#### Notes

(3) By design only, not a production test


#### General Note

TT Electronics reserves the right to make changes in product specification without notice or liability. All information is subject to TT Electronics' own data and is considered accurate at time of going to print.

2N3904DCSM

Mechanical Data

Dimensions in mm (Inches)



LCC2 (MO-041BB)

Underside View

- Pad 1 – Collector 1
- Pad 2 – Base 1
- Pad 3 – Base 2
- Pad 4 – Collector 2
- Pad 5 – Emitter 2
- Pad 6 – Emitter 1

PART NUMBER VARIANTS

Part Number Reference	Termination Finish <sup>(i)</sup>	SML ROHS
2N3904DCSM	Gold (Au)	G4 <sup>(ii)</sup>

Notes:

- i. Other lead finish options available. Specify lead finish requirements at point of order.
- ii. G4 = e4 as defined in J-STD-609 2<sup>nd</sup> Level Interconnect Category.

General Note  
TT Electronics reserves the right to make changes in product specification without notice or liability. All information is subject to TT Electronics' own data and is considered accurate at time of going to print.