

Buck Regulator, 3.0 A FAN53527

Descriptions

The FAN53527 is a step-down switching voltage regulator with an input voltage supply range of 2.5 V to 5.5 V. Device settings can be programmed through an I²C interface, or the IC can be operated in stand-alone mode with pin controls for enable, output voltage, and Auto PFM or Forced PWM operation.

Using a proprietary architecture with synchronous rectification, the FAN53527 is capable of delivering 3.0 A continuous at over 80% efficiency, and maintain that efficiency with load currents as low as 10 mA. At moderate and light loads, Pulse Frequency Modulation (PFM) is used to operate in Power-Save Mode where excellent transient response is maintained. In Shutdown Mode, the supply current drops below 1 µA, further reducing power consumption. At higher loads, the device automatically transitions to fixed-frequency PWM control, operating typically at 2.4 MHz.

The FAN53527 is available in a 15-bump, 1.310 mm x 2.015 mm, 0.4 mm ball pitch, Wafer-Level Chip-Scale Package (WLCSP).

Features

- I²C Compatible Interface or Stand–Alone Operation
- Fixed-Frequency PWM Operation: 2.4 MHz
- Low Quiescent Current: 48 μA

 Low Shutdown Current:

 Low United Transient Response

 wide Input Voltage Range: 2.5 V to 5.5 V

 Continuous Output Current Capability: 3.0 A

 Low Quiescent Current: 48 μA

 Input II


- Input Under-Voltage Lockout (UVLO)
- Thermal Shutdown and Overload Protection
- Programmable/ Selectable Output Voltage:
 - 1 V to 1.39375 V in 6.25 mV Steps (I²C Programmable)
 - 1.125 V & 1.081 V (Pin Selectable Values)
- Programmable Output Voltage Transition Slew Rate

Applications

- Application, Graphic, and DSP Processors
- Hard Disk Drives, LPDDR4, LPDDR5
- Smart Phones
- Gaming Devices
- Tablets, Netbooks, Ultra-Mobile PCs



MARKING DIAGRAM



12 = Alphanumeric Device Marking

ΚK = Lot Run Code

Χ = Alphabetical Year Code Υ

= 2-Weeks Date Code Assembly Plant Code




Figure 1. Typical Application

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

Table 1. ORDERING INFORMATION

	Power-Up Defaults		Defaults DVS Range / Step Temperature				Device
Part Number	VSEL0	VSEL1	Size	Range	Package	Packing Method	Marking
FAN53527UC84X	1.125 V	1.081 V	1.000 V to 1.39375 V / 6.25 mV	−40 to 85°C	WLCSP	Tape & Reel	LQ


Table 2. RECOMMENDED EXTERNAL COMPONENTS


Component	Manufacturer	Part Number	Value	Case Size	Voltage Rating
C _{IN}	TDK	C1608X5R1A475K	4.7 μF	0603	10 V
C _{OUT1/2}	Murata	GRM188R61A226ME15D	2 x 22 μF	0603/1608 (1.6 mm x 0.8 mm)	10 V
C _{BYP}	Murata	GRM033R60J104KE19D	0.1 μF	0201	6.3 V
L1	Toko	DFE201612E-R47N	$\begin{array}{c} 0.47~\mu H \\ \text{ISAT} = 6.1~A \\ \text{DCR} = 21~\text{m}\Omega \end{array}$	0805/2012 (2.0 mm x 1.2 mm) Max Height: 0.8 mm	1

Table 3. RECOMMENDED ALTERNATE COMPONENTS

Component	Manufacturer	Part Number	Value	Case Size	Voltage Rating
C _{OUT1/2}	Murata	GRM188R60J476ME15	2 x 47 μF	0603/1608 (1.6 mm x 0.8 mm)	6.3 V
L1	SEMCO	CLIGT2016URM47MNE	$\begin{array}{c} 0.47~\mu H\\ ISAT=4.0~A\\ DCR=30~m\Omega \end{array}$	2.0 x 1.6 x 1.0 mm	
NOTE: C _{BYP} is o	O SEVICE	filter any high frequency compone	NE YOU	JEOK,	

PIN CONFIGURATION





Top View

Bottom View

Figure 2. Pin Configuration

Table 4. PIN DEFINITIONS

Pin	Name	Description
A1, B1, C1	VIN	Input Voltage Power input to converter. Place input decoupling capacitor, CIN, as close to this pin as
A2, B2	SW	Switching Node Connect to one side of the inductor.
A3, B3	PGND	Power Ground The low-side MOSFET is referenced to this pin. CIN and COUT should be returned to this pin with minimal path resistance.
C3	AGND	Analog Ground Ground pin for control circuitry.
E2	SCL	Serial Interface Clock I ² C Clock input pin. Avoid routing near noise sensitive traces.
D3	SDA	Serial Interface Data I ² C input/output data line pin. Do not leave this pin floating.
E3	VOUT	Output Voltage Feedback Connect to positive side of output capacitor.
D1	VSEL	Output Voltage Selection Selects between registers VSEL0 or VSEL1 programmed voltages. LOW = VSEL0 and HIGH = VSEL1.
C2	MODE	PFM/PWM MODE Selects between Automatic PFM/PWM (Auto PFM) operation and Forced PWM operation. LOW = Auto PFM/PWM and HIGH = Forced PWM.

Table 5. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Parameter	Min	Max	Unit
V _{IN}	Voltage on SW, VIN Pins	IC Not Switching	-0.3	7.0	V
		IC Switching	-0.3	5.0	
	Voltage on EN Pin	-0.3	VIN (Note 1)		
	Voltage on All Other Pins	IC Not Switching	-0.3	VIN (Note 1)	
V _{OUT}	Voltage on VOUT Pin	-0.3	5.0	V	
V _{INOV_SLEW}	Maximum Slew Rate of V _{IN} > 6.5V, PWM Switchi	ng		100	V/ms
ESD	Human Body Model, ANSI/ESDA/JEDEC JS-001	1–2012	20	00	V
	Charged Device Model per JESD22-C101		10	00	
T _J	Junction Temperature		-40	+150	°C
T _{STG}	Storage Temperature		-65	+150	°C
T_L	Lead Soldering Temperature, 10 Seconds			+260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 6. RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min Typ	Max	Unit
V _{IN}	Supply Voltage Range	2.5	5.5	V
I _{OUT}	Output Current	() 15 TI	3.0	Α
T _A	Operating Ambient Temperature	-40	+85	°C
T_J	Operating Junction Temperature	40	+125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 7. THERMAL PROPERTIES

Symbol		Parameter	CO	111/2	Min	Тур	Max	Unit
θ_{JA}	Junction-to-A	Ambient Therm	al Resista	ance		42		°C/W

NOTE: Junction-to-ambient thermal resistance is a function of application and board layout. This data is simulated with four-layer 2s2p boards with vias in accordance to JESD51- JEDEC standard. Special attention must be paid not to exceed the junction temperature T_{J(max)} at a given ambient temperate T_A.

^{1.} Lesser of 7V or V_{IN} + 0.3 \dot{V} .

Table 8. ELECTRICAL CHARACTERISTICS Minimum and maximum values are at $V_{IN} = 3.6 \text{ V}$, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, unless otherwise noted. Typical values are at $T_A = 25^{\circ}\text{C}$, $V_{IN} = 3.6 \text{ V}$, and $V_{OUT} = 1.081 \text{ V}$.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
POWER SUPPLIE	ES					
ΙQ	Quiescent Current	EN Pin = V _{IN} , Auto PFM, No Load		48		μА
		EN Pin = V _{IN} , Forced PWM, No Load		13		mA
I _{SD}	H/W Shutdown Supply Current	EN Pin = GND, SDA/SCL = V_{IN} or GND, 2.5 V \leq $V_{IN} \leq$ 5.5 V		0.1	3.0	μΑ
	Sleep	EN Pin = V_{IN} , [BUCK_ENx] = "0", SDA/ SCL = V_{IN} or GND, 2.5 V \leq $V_{IN} \leq$ 5.5 V		0.1	3.0	μΑ
V _{UVLO}	Under-Voltage Lockout Threshold V _{IN} Rising			2.32	2.45	٧
V _{UVHYST}	Under-Voltage Lockout Hysteresis			350		mV
EN, VSEL, MODE	, SDA, SCL			_	_	
V _{IH}	high-Level Input Voltage	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$	1.1			V
V _{IL}	low-Level Input Voltage	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$			0.4	V
I _{IN}	Input Bias Current	Input Tied to GND or VIN		0.01	/(G),	μΑ
V _{OUT} REGULATION	ON			OF:),	
V_{REG}	Output Voltage Accuracy (Note 2)	Auto PFM, V_{OUT} = 1.0000 to 1.39375 V, I_{OUT} = 0 to 3 A, 2.5 V \leq V_{IN} \leq 5.5 V	-2.5		2.5	%
		Forced PWM, V $_{OUT}$ = 1.0000 to 1.39375 V, I_{OUT} = 0 to 3A, 2.5 V \leq V $_{IN}$	-1.5	400	1.5	
ΔV _{OUT} / ΔI _{LOAD}	Load Regulation (Note 2)	I _{OUT} = 1 A to 3 A	6, 4,	±0.02		%/A
$\Delta V_{OUT} / \Delta V_{IN}$	Line Regulation (Note 2)	2.5 V ≤ V _{IN} ≤ 5.5 V, I _{OUT} = 1 A	NP,	±0.02		%/V
V _{TRSP}	Transient Response (Note 2)	I_{LOAD} Step 1 mA \Rightarrow 500 mA, $t_f = t_f = 100$ ns, Forced PWM		±15		mV
	60	I_{LOAD} Step 1 mA \Leftrightarrow 500 mA, $t_f = t_f = 100$ ns, Auto PFM		±19		
	CUTR	I _{LOAD} Step 1 mA ↔ 3 A, t _r = t _f = 100 ns, Forced PWM		±60		
	SNOF	J_{LOAD} Step 1 mA \leftrightarrow 3 A, $t_r = t_f = 100$ ns, Auto PFM		±70		
POWER SWITCH	PROTECTION	7/,				
I _{LIMPK}	P-MOS Peak Current Limit		4.00	4.75	5.50	Α
T _{LIMIT}	Thermal Shutdown			150		°C
T _{HYST}	Thermal Shutdown Hysteresis			17		°C
V _{SDWN}	Input OVP Shutdown	Rising Threshold		6.15		V
		Falling Threshold	5.50	5.73		
DAC					•	
	Resolution			7		Bits
	Differential Nonlinearity (Note 2)				0.5	LSB
SOFT-START	•		•	-		
t _{SS}	Regulator Enable to Regulated V _{OUT}	$R_{LOAD} > 5\Omega$, From EN Rising Edge to		75		μS

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Guaranteed by Design. Characterized on the ATE or Bench.

Table 9. I²C TIMING SPECIFICATIONS Minimum and maximum values are at $V_{IN} = 3.6 \text{ V}$, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, unless otherwise noted. Typical values are at $T_A = 25^{\circ}\text{C}$, $V_{IN} = 3.6 \text{ V}$, and $V_{OUT} = 1.081 \text{ V}$. Guaranteed by Design.

Symbol	Parameter	Condition	Min	Тур	Max	Unit			
POWER SUPPLI	ES	•							
		Standard Mode			100				
		Fast Mode			400				
f _{SCL}	SCL Clock Frequency	Fast Mode Plus			1000	kHz			
		High-Speed Mode, C _B ≤ 100 pF			3400				
		High-Speed Mode, C _B ≤ 400 pF							
		Standard Mode		4.7					
t _{BUF}	Bus-Free Time between STOP and START Conditions	Fast Mode		1.3		μs			
	CIVILLI CONGLIGITE	Fast Mode Plus		0.5					
		Standard Mode		4		μs			
	START or REPEATED START	Fast Mode		600	JO.				
t _{HD;STA}	Hold Time	Fast Mode Plus		260	9,	ns			
		High-Speed Mode		160					
		Standard Mode		4.7					
		Fast Mode	14,	1.3		μs			
t_{LOW}	SCL LOW Period	Fast Mode Plus	in	0.5					
		High–Speed Mode, C _B ≤ 100 pF	501/	160					
		High-Speed Mode, C _B ≤ 400 pF	AR	320		ns			
		Standard Mode	5///	4		μS			
^t нıgн		Fast Mode		600					
	SCL HIGH Period	Fast Mode Plus		260					
	a Jak	High-Speed Mode, C _B ≤ 100 pF		60		ns			
	15	High-Speed Mode, C _B ≤ 400 pF		120					
	No Charles	Standard Mode		4.7		μs			
	19 05	Fast Mode		600		ns			
t _{SU;STA}	Repeated START Setup Time	Fast Mode Plus		260					
	SEV. PLOES	High-Speed Mode		160					
.,0	OF.P.	Standard Mode		250					
4411	R	Fast Mode		100					
t _{SU;DAT}	Data Setup Time	Fast Mode Plus		50		ns			
		High-Speed Mode		10		1			
		Standard Mode	0		3.45	μs			
		Fast Mode	0		900				
t _{HD;DAT}	Data Hold Time	Fast Mode Plus	0		450				
•		High-Speed Mode, C _B ≤ 100 pF	0		70	ns			
		High-Speed Mode, C _B ≤ 400 pF	0		150	1			
		Standard Mode	20+0	.1C _B	1000				
		Fast Mode	20+0	.1C _B	300				
t _{RCL}	SCL Rise Time	Fast Mode Plus	20+0	.1C _B	120	ns			
_		High-Speed Mode, C _B ≤ 100 pF		10	80				
		High–Speed Mode, C _B ≤ 400 pF		160					

 $\textbf{Table 9. I}^{2}\textbf{C TIMING SPECIFICATIONS} \text{ Minimum and maximum values are at } V_{IN} = 3.6 \text{ V}, T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ $\textbf{Typical values are at } T_{A} = 25^{\circ}\text{C}, V_{IN} = 3.6 \text{ V}, \text{ and } V_{OUT} = 1.081 \text{ V}. \text{ Guaranteed by Design.}$

	Parameter	Condition	Min	Тур	Max	Uni	
WER SUPPL	IES						
		Standard Mode	20+0.1C _B		300		
		Fast Mode	20+0.1C _B		300		
t_{FCL}	SCL Fall Time	Fast Mode Plus	20+0.1C _B		120	ns	
		High-Speed Mode, C _B ≤ 100 pF		10	40		
		High-Speed Mode, C _B ≤ 400 pF		20	80		
	Rise Time of SCL After a REPEATED	High-Speed Mode, C _B ≤ 100 pF		10	80		
t _{RCL1}	START Condition and After ACK Bit	High-Speed Mode, C _B ≤ 400 pF		20	160	ns	
		Standard Mode	20+0	.1C _B	1000		
		Fast Mode	20+0	20+0.1C _B 300			
t _{RDA}	SDA Rise Time	Fast Mode Plus	20+0	.1C _B	120	ns	
		High-Speed Mode, C _B ≤ 100 pF		10	80		
		High-Speed Mode, C _B ≤ 400 pF		20	160		
	SDA Fall Time	Standard Mode	20+0.1C _B		300		
		Fast Mode	20+0	.1C _B	300		
t_{FDA}		Fast Mode Plus	20+0.1C _B		120	ns	
		High-Speed Mode, C _B ≤ 100 pF	5 . 1	10	80		
		High-Speed Mode, C _B ≤ 400 pF	Alla.	20	160		
		Standard Mode	2,1	4		μS	
	Ole Constitue Out The	Fast Mode		600			
t _{SU;STO}	Stop Condition Setup Time	Fast Mode Plus		120		ns	
	Capacitive Load for SDA and SCL	High-Speed Mode		160			
C _B	Capacitive Load for SDA and SCL	DI IE			400	рF	

Timing Diagrams




Figure 3. I²C Interface Timing for Fast Plus, Fast, and Slow Modes





Figure 4. I²C Interface Timing for High-Speed Mode

TYPICAL CHARACTERISTICS


Unless otherwise specified; circuit per Typical Application using Recommended External Components, $T_A = 25^{\circ}C$, $V_{IN} = 3.6$ V, $V_{OUT} = 1.081$ V, Auto PFM Mode



95 90 Efficiency (%) 85 80 75 -40°C +25°C 70 +85°C 65 60 100 1000 10 Load Current (mA)

Figure 5. Efficiency versus Load Current and Input Voltage

Figure 6. Efficiency versus Load Current and Temperature







Figure 7. Output regulation versus Load Current and Input Voltage

Figure 8. PWM/PFM Entry Level versus Input Voltage









Figure 10. Output Ripple versus Load Current versus Auto PFM and Forced PWM

TYPICAL CHARACTERISTICS

Unless otherwise specified; circuit per Typical Application using Recommended External Components, $T_A = 25^{\circ}C$, $V_{IN} = 3.6$ V, $V_{OUT} = 1.081$ V, Auto PFM Mode






Figure 11. Quiescent Current versus Input Voltage and Temperature in Forced PWM

Figure 12. Quiescent Current versus Input Voltage and Temperature in Auto PFM




Figure 13. Line Transient, 3.6 V ↔ 4.2 V, 1A, 10 μs Edge

Figure 14. Start-Up into 5.4 $k\Omega$ Load

TYPICAL CHARACTERISTICS

Unless otherwise specified; circuit per Typical Application using Recommended External Components, $T_A = 25^{\circ}C$, $V_{IN} = 3.6$ V, $V_{OUT} = 1.081$ V, Auto PFM Mode




Figure 15. Load Transient, 1 mA↔500 mA, 100 ns Edge, Forced PWM

Figure 16. Load Transient, 1 mA↔500 mA, 100 ns Edge, Auto PFM




Figure 17. Load Transient, 1 mA - 3 A, 100 ns Edge, Forced PWM

Figure 18. Load Transient, 1 mA↔3 A, 100 ns Edge, Auto PFM

Operating Description

The FAN53527 is a step-down switching voltage regulator that delivers a programmable output voltage from an input voltage supply of 2.5 V to 5.5 V. Using a proprietary architecture with synchronous rectification, the FAN53527 is capable of delivering 3.0 A at over 80% efficiency. The regulator operates at a nominal frequency of 2.4 MHz at full load, which reduces the value of the external components to 330 nH or 470 nH for the output inductor and 44 μF for the output capacitor. High efficiency is maintained at light load with single-pulse PFM.

An I²C-compatible interface allows transfers up to 3.4 Mbps. This communication interface can be used to:

- Dynamically re-program the output voltage in 6.25 mV increments;
- Reprogram the mode to enable or disable PFM;
- Control voltage transition slew rate; or
- Enable / disable the regulator

Control Scheme

The FAN53527 uses a proprietary non-linear, fixed-frequency PWM modulator to deliver a fast load transient response, while maintaining a constant switching frequency over a wide range of operating conditions. The regulator performance is independent of the output capacitor ESR, allowing for the use of ceramic output capacitors. Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency loop holds the switching frequency constant over a large range of input voltages and load currents.

For very light loads, the FAN53527 operates in Discontinuous Current Mode (DCM) single-pulse PFM, which produces low output ripple compared with other PFM architectures. Transition between PWM and PFM is relatively seamless, providing a smooth transition between DCM and CCM Modes.

PFM can be disabled by programming the MODE bits in the CONTROL register in combination with the state of the

VSEL pin or simply by setting the MODE pin high. See Table 2.

Enable and Soft-Start

When the EN pin is LOW; the IC is shut down, all internal circuits are off, and the part draws very little current. In this state, I²C can be written to or read from as long as input voltage is above the UVLO. The registers keep the content when the EN pin is LOW. The registers are reset to default values during a Power On Reset (POR). When the OUTPUT_DISCHARGE bit in the Control register is enabled (logic HIGH) and the EN pin is LOW or the BUCK_ENx bit is LOW, an 11 W load is connected from VOUT to GND to discharge the output capacitors.

Raising EN while the BUCK_ENx bit is HIGH activates the part and begins the soft-start cycle. During soft-start, the modulator's internal reference is ramped slowly to minimize surge currents on the input and prevent overshoot of the output voltage. Synchronous rectification is inhibited, allowing the IC to start into a pre-charged capacitive load.

If large values of output capacitance are used, the regulator may fail to start. The maximum C_{OUT} capacitance for starting with a heavy constant-current load is approximately:

$$C_{OUTMAX} \approx (I_{LMPK} - I_{LOAD}) \cdot \frac{320\mu}{V_{OUT}}$$
 (eq. 1)

where C_{OUTMAX} is expressed in μF and I_{LOAD} is the load current during soft–start, expressed in A.

If the regulator is at its current limit for 16 consecutive current limit cycles, the regulator shuts down and enters tri-state before reattempting soft-start 1700 µs later. This limits the duty cycle of full output current during soft-start to prevent excessive heating.

The IC allows for software enable of the regulator, when EN is HIGH, through the BUCK_EN bits. BUCK_EN0 and BUCK_EN1 are both set to "1" by default. These options start after a POR, regardless of the state of the VSEL pin.

	X *		
Table 10		AND SOFTWARE	CNIADIC
Table IO	DADIJWADE	AND SUFTWARE	CIVADI C

	Control Pins		BUCK_E	ENx Bits			
EN	VSEL	MODE	BUCK_EN0	BUCK_EN1	Mode Bits	Operation	V _{OUT}
0	Х	Х	Х	Х	XX	Shutdown	N/A
1	Х	Х	0	0	XX	Shutdown	N/A
1	0	0	1	Х	X0	Auto PFM	NSEL0
1	0	0	1	Х	X1	Forced PWM	NSEL0
1	1	0	Х	1	0X	Auto PFM	NSEL1
1	1	0	Х	1	1X	Forced PWM	NSEL1
1	0	Х	0	Х	XX	Shutdown	N/A
1	0	1	1	Х	XX	Forced PWM	NSEL0
1	1	Х	Х	0	XX	Shutdown	N/A
1	1	1	Х	1	XX	Forced PWM	NSEL1

VSEL Pin and I²C Programming Output Voltage

The output voltage is set by the NSELx control bits in VSEL0 and VSEL1 registers. The output is given as:

$$V_{OLIT} = 1.000 \text{ V} + [(NSELx - 64) \cdot 6.25 \text{ mV}]$$
 (eq. 2)

For example, if NSEL =1010000 (80 decimal), then V_{OUT} = 1.000 + 0.100 = 1.100 V.

Output voltage can also be controlled by toggling the VSEL pin LOW or HIGH. VSEL LOW corresponds to

VSEL0 and VSEL HIGH corresponds to VSEL1. Upon POR, VSEL0 and VSEL1 are reset to their default voltages, as shown in Table 1.

Transition Slew Rate Limiting

When transitioning from a low to high voltage, the IC can be programmed for one of eight possible slew rates using the SLEW bits in the Control register, as shown in the table below.

Table 11. TRANSITION SLEW RATE

Decimal	Bin	Slew Rate	
0	000	64.00	mV/μs
1	001	32.00	mV/μs
2	010	16.00	mV/μs
3	011	8.00	mV/μs
4	100	4.00	mV/μs
5	101	2.00	mV/μs
6	110	1.00	mV/μs
7	111	0.50	mV/μs

Transitions from high to low voltage rely on the output load to discharge V_{OUT} to the new set point. Once the high-to-low transition begins, the IC stops switching until V_{OUT} has reached the new set point.

Under-Voltage Lockout (UVLO)

When EN is HIGH, the under-voltage lockout keeps the part from operating until the input supply voltage rises HIGH enough to properly operate. This ensures proper operation of the regulator during startup or shutdown.

Input Over-Voltage Protection (OVP)

When V_{IN} exceeds V_{SDWN} (~ 6.2 V), the IC stops switching to protect the circuitry from internal spikes above 6.5 V. An internal filter prevents the circuit from shutting down due to noise spikes.

Current Limiting

A heavy load or short circuit on the output causes the current in the inductor to increase until a maximum current threshold is reached in the high–side switch. Upon reaching this point, the high–side switch turns off, preventing high currents from causing damage. 16 consecutive current limit cycles in current limit, cause the regulator to shut down and stay off for about 1700 μs before attempting a restart.

Thermal Shutdown

When the die temperature increases, due to a high load condition and/or high ambient temperature, the output switching is disabled until the die temperature falls sufficiently. The junction temperature at which the thermal shutdown activates is nominally 150°C with a 17°C hysteresis.

Monitor Register (Reg05)

The Monitor register indicates of the regulation state of the IC. If the IC is enabled and is regulating, its value is (1000 0001).

I²C Interface

The serial interface is compatible with Standard, Fast, Fast Plus, and HS Mode I²C Bus® specifications. The SCL line is an input and its SDA line is a bi-directional open-drain output; it can only pull down the bus when active. The SDA line only pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.

I²C Slave Address

The slave address uses the standard 7 most significant bits for defining the address and the LSB as the read/write bit. In doing so, the first word consists of bit [7:5] and the second word utilizes bits [4:1]. Thus the slave address is 60. Other slave addresses can be assigned. Contact an **onsemi** representative.

Table 12. I²C SLAVE ADDRESS

	Bits							
Address	7	6	5	4	3	2	1	0
60	1	1	0	0	0	0	0	Х

Other slave addresses can be assigned. Contact an **onsemi** representative.

Bus Timing

As shown in Figure 19 data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow sufficient time for the data to set up before the next SCL rising edge.




Figure 19. Data Transfer Timing

Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a START condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in Figure 20.




Figure 20. START Bit

A transaction ends with a STOP condition, defined as SDA transitioning from 0 to 1 with SCL high, as shown in Figure 21.



Figure 21. STOP Bit

During a read from the FAN53527, the master issues a REPEATED START after sending the register address and before resending the slave address. The REPEATED START is a 1 to 0 transition on SDA while SCL is HIGH, as shown in Figure 22.




Figure 22. REPEATED START Timing

High-Speed (HS) Mode


The protocols for High-Speed (HS), Low-Speed (LS), and Fast-Speed (FS) Modes are identical; except the bus speed for HS Mode is 3.4 MHz. HS Mode is entered when the bus master sends the HS master code 00001XXX after a START condition (Figure 20). The master code is sent in Fast or Fast-Plus Mode (less than 1 MHz clock); slaves do not ACK this transmission.

The master generates a REPEATED START condition (Figure 22) that causes all slaves on the bus to switch to HS Mode. The master then sends I²C packets, as described above, using the HS Mode clock rate and timing.

The bus remains in HS Mode until a STOP bit (Figure 21) is sent by the master. While in HS Mode, packets are separated by REPEATED START conditions (Figure 22).

Read and Write Transactions

The following figures outline the sequences for data read and write. Bus control is signified by the shading of the packet, defined as:



All addresses and data are MSB first.

	7/-				
Table 12 12	C DIT	. DEEINIT	IUNIE EUE	CICLIDE 32	AND FIGURE 24

Symbol	Definition			
S	START, see Figure 20			
Р	STOP, see Figure 21			
R	REPEATED START, see Figure 22			
А	ACK. The slave drives SDA to 0 acknowledge the preceding packet.			
Ā	NACK. The slave sends a 1 to NACK the preceding packet.			



Figure 23. Write Transaction




Figure 24. Write Transaction Followed by a Read Transaction

REGISTER DESCRIPTION

Table 14. REGISTER MAP

Hex Address	Name	Function	Default
00	VSEL0	Controls V _{OUT} settings when VSEL pin = LOW	11010100
01	VSEL1	Controls V _{OUT} settings when VSEL pin = HIGH	11001101
02	CONTROL	Determines whether V _{OUT} output discharge is enabled and also the slew rate of positive transitions	10000000
03	ID1	Read-only register identifies vendor and chip type	10000101
04	ID2	Read-only register identifies die revision	00000000
05	MONITOR	Indicates device status	00000000

Table 15. BIT DEFINITIONS

Bit	Name	Type	Default	Description				
VSEL0	VSEL0 Register Address: 00							
7	BUCK_EN0	R/W	1	Software buck enable. When EN pin is LOW, the regulator is off. When EN pin is HIGH, BUCK_EN bit takes precedent.				
6:0	NSEL0	R/W	1010100	Sets the V_{OUT} value for VSEL0 setting. V_{OUT} = 1.000 + 6.25 mV * (d-64); where d is the decimal value of NSEL0 from 64 to 255.				
VSEL1				Register Address: 01				
7	BUCK_EN1	R/W	1	Software buck enable. When EN pin is LOW, the regulator is off. When EN pin is HIGH, BUCK_EN bit takes precedent.				
6:0	NSEL1	R/W	1001101	Sets the V_{OUT} value for VSEL1 setting. V_{OUT} = 1.000 + 6.25 mV * (d-64); where d is the decimal value of NSEL1 from 64 to 255.				
CONTROL		2	CAL	Register Address: 02				
7	OUTPUT DISQUARGE	On (019/1/	The internal pull-down is not enabled when the converter is disabled				
7	OUTPUT_DISCHARGE	R/W	Zb,	The internal pull-down will be activated when the converter is disabled				
6:4	SLEW	R/W	000	Sets the slew rate for positive voltage transitions. Refer to the Transition Slew Rate Limiting section for details.				
3	Reserved		0	Always reads back 0.				
2	RESET	R/W	0	Setting to 1 resets all registers to default values. Always reads back 0.				
1:0	MODE	R/W	00	In combination with the VSEL and MODE pin, the MODE bits configure the buck to operate in either Auto PFM or Forced PWM Mode. The bits are don't-care if the Mode pin is high. Refer to the Hardware and Software Enable table for details.				
ID1			•	Register Address: 03				
7:5	VENDOR	R	100	Signifies onsemi as the IC vendor.				
4	Reserved	R	0	Always reads back 0.				
3:0	DIE_ID	R	0101	DIE ID - FAN53527				
ID2	ID2 Register Address: 04							
7:4	Reserved	R	0000	Always reads back 0000				
3:0	DIE_REV	R	0000	FAN53527 Die Revision				
MONITOR				Register Address: 05				
7	PGOOD	R	0	1: Buck is enabled and soft-start is completed.				

Table 15. BIT DEFINITIONS

Bit	Name	Туре	Default	Description			
MONITOR	NITOR Register Address: 05						
6	UVLO	R	0	1: Signifies VIN is less than the UVLO threshold.			
5	OVP	R	0	1: Signifies VIN is greater than the OVP threshold.			
4	POS	R	0	Signifies a positive voltage transition is in progress and the output voltage has not yet reached its new setpoint. This bit is set to "1" during IC soft–start.			
3	NEG	R	0	Signifies a negative voltage transition is in progress and the output voltage has not yet reached its new setpoint. This bit is set to "1" during IC soft–start.			
2	RESET-STAT	R	0	1: Indicates that a register reset was performed. This bit is cleared after register 5 is read.			
1	ОТ	R	0	1: Signifies the thermal shutdown is active.			
0	BUCK_STATUS	R	0	1: Buck enabled; 0 buck disabled.			

APPLICATION INFORMATION

Selecting the Inductor

The output inductor must meet both the required inductance and the energy-handling capability of the application. The inductor value affects the average current limit, the output voltage ripple, and the efficiency.

The ripple current (ΔI) of the regulator is:

$$\Delta I \approx \frac{V_{OUT}}{V_{IN}} \cdot \left(\frac{V_{IN} - V_{OUT}}{L \cdot f_{SW}} \right) \tag{eq. 3}$$

The maximum average load current, $I_{MAX(LOAD)}$, is related to the peak current limit, $I_{LIM(PK)}$, by the ripple current such that:

$$I_{MAX(LOAD)} = I_{LIM(PK)} - \frac{\Delta I}{2}$$
 (eq. 4)

The FAN53527 is optimized for operation with L=470 nH, but is stable with inductances up to $1.0~\mu H$ (nominal). The inductor should be rated to maintain at least 80% of its value at $I_{LIM(PK)}$. Failure to do so decreases the amount of DC current the IC can deliver.

Efficiency is affected by the inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases the DCR; but since ΔI increases, the RMS current increases, as do core and skin–effect losses:

$$I_{RMS} = \sqrt{I_{OUT(DC)}^2 + \frac{\Delta I^2}{12}}$$
 (eq. 5)

The increased RMS current produces higher losses through the $R_{DS(ON)}$ of the IC MOSFETs and the inductor ESR.

Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

The increased RMS current produces higher losses through the $R_{\rm DS(ON)}$ of the IC MOSFETs and the inductor ESR.

Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

Inductor Current Rating

The current-limit circuit can allow substantial peak currents to flow through L1 under worst–case conditions. If it is possible for the load to draw such currents, the inductor should be capable of sustaining the current or failing in a safe manner.

Output Capacitor and V_{OUT} Ripple

Increasing C_{OUT} has negligible effect on loop stability and can be increased to reduce output voltage ripple or to improve transient response. Output voltage ripple, ΔV_{OUT} , is calculated by:

$$\Delta V_{OUT} = \Delta I_L \left[\frac{f_{SW} \cdot C_{OUT} \cdot ESR^2}{2 \cdot D \cdot (1 - D)} + \frac{1}{8 \cdot f_{SW} \cdot C_{OUT}} \right] \quad \text{(eq. 6)}$$

where C_{OUT} is the effective output capacitance.

The capacitance of C_{OUT} decreases at higher output voltages, which results in higher ΔV_{OUT} . Equation 6 is only valid for CCM operation, which occurs in PWM Mode.

The FAN53527 can be used with either 2 x 22 μ F (0603) or 2 x 47 μ F (0603) output capacitor configuration. If a tighter ripple and transient specification is need from the FAN53527, then the 2 x 47 μ F is recommended.

The lowest ΔV_{OUT} is obtained when the IC is in PWM Mode and, therefore, operating at 2.4 MHz. In PFM Mode, f_{SW} is reduced, causing ΔV_{OUT} to increase.

ESL Effects

The Equivalent Series Inductance (ESL) of the output capacitor network should be kept low to minimize the square—wave component of output ripple that results from the division ratio C_{OUT} ESL and the output inductor (L_{OUT}). The square—wave component due to the ESL can be estimated as:

$$\Delta V_{OUT(SQ)} \approx V_{IN} \cdot \frac{ESL_{COUT}}{L1}$$
 (eq. 7)

A good practice to minimize this ripple is to use multiple output capacitors to achieve the desired C_{OUT} value.

To minimize ESL, use capacitors with the lowest ratio of length to width. Placing additional small-value capacitors near the load also reduces the high-frequency ripple components.

Input Capacitor

The ceramic input capacitors should be placed as close as possible between the VIN and PGND pins to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between CIN and the power source lead to reduce under-damped ringing that can occur between the inductance of the power source leads and C_{IN}.

Thermal Considerations

Heat is removed from the IC through the solder bumps to the PCB copper. The junction–to–ambient thermal resistance (θ_{JA}) is largely a function of the PCB layout (size, copper weight, and trace width) and the temperature rise from junction to ambient (ΔT) .

For the FAN53527, θ_{JA} is 42°C/W when mounted on its four–layer with vias evaluation board in still air with 2 oz. outer layer copper weight and 1 oz. inner layer.

For long-term reliable operation, the junction temperature (T_J) should be maintained below 125°C.

To calculate maximum operating temperature (<125°C) for a specific application:

 Use efficiency graphs to determine efficiency for the desired V_{IN}, V_{OUT}, and load conditions. 2. Calculate total power dissipation using:

$$P_{T} = V_{OUT} \cdot I_{LOAD} \cdot \left(\frac{1}{\eta} - 1\right) \tag{eq. 8}$$

3. Estimate inductor copper losses using:

$$P_{L} = I_{LOAD}^{2} \cdot DCR_{L}$$
 (eq. 9)

4. Determine IC losses by removing inductor losses (step 3) from total dissipation:

$$P_{IC} = P_T - P_L (eq. 10)$$

5. Determine device operating temperature:

$$\Delta T = P_{IC} \cdot \Theta_{JA} \quad T_{IC} = T_A + \Delta T \tag{eq. 11} \label{eq:eq.11}$$

and

Note that the $R_{DS(ON)}$ of the power MOSFETs increases linearly with temperature at about 1.4%/°C. This causes the efficiency (η) to degrade with increasing die temperature.

Layout Recommendations

- The input capacitor (C_{IN}) should be connected as close as possible to the VIN and GND pins.
 Connect to VIN and GND using only top metal.
 Do not route through vias.
- Place the inductor (L) as close as possible to the IC. Use short wide traces for the main current paths.
- 3. The output capacitor (C_{OUT}) should be as close as possible to the IC. Connection to GND should be on top metal. Feedback signal connection to VOUT should be routed away from noisy components and traces (e.g. SW line). For remote sensing application, place one or all output capacitors near the load and if there are also output capacitors placed near the inductor, the maximum trace resistance between the inductor and the load should not exceed 30 m Ω .




Figure 25. TOP Layer (component side)





Figure 26. Mid-Layer 1







Figure 28. BOTTOM Layer

REMOTE SENSING



3. If there are also output capacitors placed near the inductor, the maximum trace res the inductor and the load should not exceed 30 m Ω .

Figure 29. Remote Sensing Schematic

Table 16. PRODUCT SPECIFIC DIMENSIONS

	Figure 29. Remo	ote Sensing Schematic	ESIC
16. PRODUCT SPECIF	IC DIMENSIONS		NO
D	E	X	Y
2.015 0 ± 03 mm	$1.310 \pm 0.03 \; \text{mm}$	0.255 mm	0.2075 mm
THIS DEVICE	O RECONSTRUCT REPRESENTA	0.255 mm R	

TinyBuck is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.


onsemi is licensed by the Philips Corporation to carry the I²C bus protocol.




WLCSP15 2.015x1.31x0.586


CASE 567QS ISSUE O


DATE 31 OCT 2016





RECOMMENDED LAND PATTERN (NSMD TYPE)





SIDE VIEWS

0.80 Ø0.260±0.02 0.40 15X $| \oplus | 0.005 (M)$ С АВ lΕ 0.40 lъ \circ 1.60 $\Theta \Phi \Theta$ E 000lв -(Y)±0.018 \bigoplus \bigoplus $(X)\pm0.018$ **BOTTOM VIEW**

NOTES

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCE PER ASME Y14.5 - 2009.
- D. DATUM C IS DEFINED BY THE
 SPHERICAL CROWNS OF THE BALLS.
- E. PACKAGE NOMINAL HEIGHT IS
 586 ± 39 MICRONS (547-625 MICRONS).
 F. FOR DIMENSIONS D.E.X. AND Y SEE

FOR DIMENSIONS D,E,X, AND Y SEE PRODUCT DATASHEET.

DOCUMENT NUMBER:	98AON13347G	Electronic versions are uncontrolled except when accessed directly from the Document R Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WLCSP15 2.015x1.31x0.586		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

