

Order

Now



TPS2595

SLVSE57C - JUNE 2017 - REVISED APRIL 2018

TPS2595xx 2.7 V to 18 V, 4-A, 34-m Ω eFuse With Fast Overvoltage Protection

Technical

Documents


1 Features

- Wide Input Voltage Range: 2.7 V to 18 V
 - 20 V Absolute Maximum
 - 3 V to 18 V for TPS2595x5 Version
- Low On-Resistance: R_{ON} = 34 mΩ (Typical)
- Fast Overvoltage Protection Clamp (3.8-V, 5.7-V, and 13.7-V options) With a Response Time of 5 μs (Typical)
- TPS2595x0, TPS2595x1, TPS2595x5: Active High Enable Input With Adjustable Undervoltage Lockout (UVLO)
- TPS2595x3: Active Low Enable Input With Adjustable Overvoltage Lockout (OVLO)
- Adjustable Current Limit With Load Current Monitor Output (ILM)
 - Current Range: 0.5 A to 4 A
 - Current Limit Accuracy: ±7.5%
- Adjustable Output Slew Rate Control (dVdt)
- Over Temperature Protection (OTP)
- Fault Indication Pin (FLT)
- UL 2367 Recognition File No. E169910
 - $R_{ILM} >= 487 \Omega (4.42 \text{ A maximum})$
- IEC 62368-1 Certified
- Safe During Single Point Failure Test (IEC 62368-1)
 - ILM Pin Open/Short Detection

2 Applications

- Hot-Swap, Hot-Plug
- Adapter Powered Systems
- Multi-function Printers
- SSDs and HDDs
- Industrial Systems
- White Goods
- Set-Top Box
- Digital TV

Simplified Schematic



3 Description

Tools &

Software

The TPS2595xx family of eFuses (integrated FET hot swap devices) is a highly integrated circuit protection and power management solution in a small package. The devices provide multiple protection modes using very few external components and are a robust defense against overloads, short circuits, voltage surges, and excessive inrush current.

Support &

Community

20

Output current limit level can be set with a single external resistor. It is also possible to get an accurate sense of the output load current by measuring the voltage drop across the current limit resistor. Applications with particular inrush current requirements can set the output slew rate with a single external capacitor. Overvoltage events are quickly limited by internal clamping circuits to a safe fixed maximum, with no external components required. The TPS259573 variant provides an option to set a user-defined overvoltage cutoff threshold.

Quick output discharge function can be implemented in the TPS2595x5 variants by connecting the OUT pin to the QOD pin.


The devices are characterized for operation over the temperature range of -40° C to $+125^{\circ}$ C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS2595xxDSG	WSON (8)	2.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

TPS25953x Overvoltage Clamp Response Time



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

yright © 2017, Texas Instruments Incorporated

Texas Instruments

www.ti.com

Table of Contents

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Rev	ision History 2
5	Dev	ice Comparison Table 3
6	Pin	Configuration and Functions 4
7	Spe	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings 5
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information6
	7.5	Electrical Characteristics7
	7.6	Switching Characteristics 8
	7.7	Typical Characteristics 10
8	Deta	ailed Description 18
	8.1	Overview
	8.2	Functional Block Diagram 18
	8.3	Feature Description 18

	8.4	Device Functional Modes	25
9	Арр	lication and Implementation	27
	9.1	Application Information	27
	9.2	Typical Application	27
10	Pow	ver Supply Recommendations	33
	10.1	Transient Protection	33
	10.2	Output Short-Circuit Measurements	34
11	Lay	out	34
		Layout Guidelines	
		Layout Example	
12	Dev	ice and Documentation Support	36
	12.1	Documentation Support	36
	12.2	Receiving Notification of Documentation Updates	36
	12.3	Community Resources	36
	12.4	Trademarks	36
	12.5	Electrostatic Discharge Caution	37
	12.6	Glossary	37
13	Mec	hanical, Packaging, and Orderable	
	Info	mation	37

4 Revision History


Changes from Revision B (March 2018) to Revision C	Page
Added (IEC 62368-1) to Safe During Single Point Failure Test in the <i>Features</i> section	1
Changed UL 60950 to IEC 62368-1 in the Specifications Electrical Characteristics table	
Changes from Revision A (December 2017) to Revision B	Page
Changed multiplication symbol to an equal symbol before 229.2 mW in Equation 15	
Changes from Original (June 2017) to Revision A	Page
Changed status from ADVANCE INFORMATION to PRODUCTION DATA	1





5 Device Comparison Table


DEVICE NUMBER	OUTPUT VOLTAGE CLAMP	RESPONSE TO THERMAL SHUTDOWN (TSD)	ENABLE	QUICK OUTPUT DISCHARGE
TPS259520DSG	3.8 V (typ)	Latch-off	Active high	No
TPS259521DSG	3.8 V (typ)	Auto-retry	Active high	No
TPS259530DSG	5.7 V (typ)	Latch-off	Active high	No
TPS259531DSG	5.7 V (typ)	Auto-retry	Active high	No
TPS259533DSG	5.7 V (typ)	Auto-retry	Active low	No
TPS259540DSG	13.7 V (typ)	Latch-off	Active high	No
TPS259541DSG	13.7 V (typ)	Auto-retry	Active high	No
TPS259570DSG	No OV clamp	Latch-off	Active high	No
TPS259571DSG	No OV clamp	Auto-retry	Active high	No
TPS259573DSG	Programmable Overvoltage Lockout	Auto-retry	Active low	No
TPS259525DSG	3.8 V (typ)	Auto-retry	Active high	Yes
TPS259535DSG	5.7 V (typ)	Auto-retry	Active high	Yes

6 Pin Configuration and Functions









Pin Functions

	PIN TYPE		DESCRIPTION		
NO.	NAME	ITPE	DESCRIPTION		
1	dVdt	Analog I/O	A capacitor from this pin to GND sets the output turn on slew rate. Leave this pin floating for the fastest turn on slew rate. (See <i>Switching Characteristics</i>).		
2 Analog input divider can be used to adju <u>EN/OVLO</u> Analog input divider can be used to adju		Analog input	Active high enable for the TPS2595x0 , TPS2595x1 , TPS2595x5 variants. A resistor divider can be used to adjust the undervoltage lockout threshold. Do not leave floating.		
		Analog Input	Active low enable for the TPS2595x3 variants. A resistor divider can be used to adjust the overvoltage lockout threshold. Do not leave floating.		
3,4	IN	Power	Power input		
5	OUT	Power	Power output		
0	FLT		TPS2595x0, TPS2595x1, TPS2595x3 : Fault event indicator which is pulled low when a fault is detected. It is an open drain output that requires an external pull up resistance.		
6	QOD	 Digital output 	TPS2595x5 : Quick Output Discharge Pin, when tied to OUT directly or through external resistor.		
7	ILM	Analog I/O	This is a dual function pin used to limit and monitor the output current. An external resistor from this pin to GND sets the output current limit. The pin voltage can also be used to monitor the output load current. Do not leave floating.		
8	GND	Ground	Ground		
PAD	GND	Thermal/Ground	The exposed pad is used primarily for heat dissipation and must be connected to GND.		



7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{IN}	Maximum input voltage	IN	-0.3	20	V
V _{OUT}	Maximum output voltage	OUT	-0.3	V _{IN} + 0.3	V
V _{OUT,PLS}	Minimum output voltage pulse (< 1 µs)	OUT	-1.2		V
V _{EN}	Maximum enable pin voltage	EN/UVLO or EN/OVLO	-0.3	7	V
V _{FLTB}	Maximum fault pin voltage (TPS2595x0/1/3)	FLT	-0.3	7	V
V _{QOD}	Maximum QOD pin voltage (TPS2595x5)	QOD	-0.3	7	V
V _{dVdt}	Maximum dVdt pin voltage	dVdt		2.5	V
I _{FLTB}	Maximum fault pin sink current	FLT		10	mA
I _{MAX}	Maximum continuous switch current	IN to OUT	Interna	lly limited	
T _{J,MAX}	Maximum junction temperature		Interna	lly limited	
T _{LEAD}	Maximum lead temperature			300	°C
T _{STG}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{(2)}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{IN}	Input voltage range (TPS2595x0/1/3)	IN	2.7	18 ⁽¹⁾	V
V _{IN}	Input voltage range (TPS2595x5)	IN	3.0	18 ⁽¹⁾	V
V _{OUT}	Output voltage	OUT	0	V _{IN} + 0.3	V
V _{EN}	Enable pin voltage	EN/UVLO or EN/OVLO	0	6 ⁽²⁾	V
V _{FLTB}	Fault pin voltage (TPS2595x0/1/3)	FLT	0	6	V
V _{QOD}	Fault pin voltage (TPS2595x5)	QOD	0	6	V
1	Continuous output current ($T_J = -40$ to $125^{\circ}C$)	IN to OUT		4	А
I _{MAX}	Continuous output current ($T_J = -40$ to $105^{\circ}C$)	IN to OUT		5 ⁽³⁾	А
R _{ILM}	ILM pin resistance (Active Current Limiting Operation)	ILM	487	5000	Ω
C _{dVdt}	dVdt capacitor value	dVdt	3300		pF
V _{dVdt}	dVdt pin capacitor voltage rating	dVdt	4		V
TJ	Operating junction temperature		-40	125	°C

(1) The nominal input voltage should be limited to the output clamp voltage for the selected device option as listed in the Electrical Characteristics section

(2) For supply voltages below 6V, it is okay to pull up the EN pin to IN directly. For supply voltages greater than 6V, it is recommended to use an appropriate resistor divider between IN, EN and GND to ensure the voltage at the EN pin is within the specified limits.

(3) Guaranteed by design. Not tested at production.

7.4 Thermal Information

	(1)	TPS2595x	
	THERMAL METRIC ⁽¹⁾	DSG (WSON) 8 PINS	UNIT
R _{0JA}	Junction-to-ambient thermal resistance	65.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	73.3	°C/W
R _{0JB}	Junction-to-board thermal resistance	28.3	°C/W
ΨJT	Junction-to-top characterization parameter	2	°C/W
ΨЈВ	Junction-to-board characterization parameter	28.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	9.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6

7.5 Electrical Characteristics

(Test conditions unless otherwise noted) –40°C ≤ T_J ≤ 125°C, V_{IN} = 12 V for TPS25954x/7x, V_{IN} = 5 V for TPS25953x, V_{IN} = 3.3 V for TPS25952x, V_{EN} = 5 V (= 0 V for TPS2595x3 only), R_{ILM} = 487 Ω , C_{dVdT} = Open, OUT = Open. All voltages referenced to GND.

	PARAMETER		TEST CONDITIONS	6	MIN	TYP	MAX	UNIT
INPUT S	UPPLY (IN)							
	IN I want the second	TPS2595x0/1/5	$V_{EN} \ge V_{UVLO}$			475	050	
lq	IN quiescent current	TPS2595x3	V _{EN} ≤ V _{OVLO}			175	250	μA
				V _{IN} ≤ 5 V		0.04		μA
I _{SD}	IN shutdown current	TPS2595x0/1/5	V _{EN} < 0.5V	5 V < VIN ≤ 18 V		0.45	2	μA
		TPS2595x3	V _{EN} > 2 V			45	65	μA
		TPS2595x5	V _{IN} Rising		2.7	2.8	2.9	V
V	IN Undervoltage Protection	TPS2595x5	V _{IN} Falling		2.58	2.68	2.78	V
V _{UVP}	Threshold	TPS2595x0/1/3	V _{IN} Rising		2.44	2.54	2.64	V
		TPS2595x0/1/3	V _{IN} Falling		2.33	2.43	2.53	V
OUTPUT	VOLTAGE CLAMP (OUT)							
		TPS25952x			3.65	3.87	4.1	V
V _{OVC}	Overvoltage clamp threshold ⁽¹⁾	TPS25953x	V_{IN} Rising, R_{OUT} =	10 kΩ	5.5	5.7	5.9	V
		TPS25954x			13.3	13.7	14.3	V
		TPS25952x			3.4	3.6	3.8	V
V _{CLAMP}	Output voltage while clamping ⁽¹⁾	TPS25953x	$V_{IN} \geq V_{OVC}, \; I_{OUT} =$	10 mA	5.2	5.45	5.7	V
		TPS25954x			13	13.55	14.1	V
+	Output clamp response time ⁽¹⁾	TPS25952x/3x/4x	I _{OUT} = 4 A I _{OUT} = 100 mA			5		μs
t _{ovc}		1F3239323/33/43				10		μs
OUTPUT	CURRENT LIMIT AND MONITOR	(ILM)						
_	Current monitor gain as	I _{OUT} = 4 A			254	276	299	µA/A
G _{IMON}	measured on ILM pin (I _{ILM} / I _{OUT})	I _{OUT} = 1 A			249	276	304	µA/A
		$R_{ILM} = 487 \ \Omega$			3.87	4.17	4.42	А
	IOUT Current limit ⁽²⁾	R _{ILM} = 1780 Ω			1.09	1.17	1.24	А
LIMIT		$R_{ILM} = 4420 \; \Omega^{(3)}$			0.46	0.49	0.52	А
		R _{ILM} = Open (Single Point Failure Test IEC 62368-1)			0		А	
I _{CB}	I _{OUT} Circuit Breaker Threshold during R _{ILM} Short condition	R _{ILM} = Short to GN 1)	D (Single Point Failu	ure Test IEC 62368-		3		А
t _{LIM}	Current limit response time ⁽²⁾	I _{OUT} > I _{LIMIT} + 20%	to I _{OUT} ≤ I _{LIMIT}			250		μs
	Short circuit response time ⁽⁴⁾	I _{OUT} > I _{SC} to I _{OUT} ≤				5		μs
ON-RES	ISTANCE (IN - OUT)			ļ				
	. ,		T _J = 25°C			34	37	mΩ
		$V_{IN} = 4 V \text{ to } 18 V$	$T_{\rm J} = -40^{\circ}$ C to 85°C				47	mΩ
_			$T_{\rm J} = -40^{\circ} \text{C} \text{ to } 125^{\circ} \text{C}$				53	mΩ
R _{ON}	ON state resistance		T _J = 25°C			36	40	mΩ
		$V_{IN} = 2.7 \text{ V to } 4 \text{ V}$	$T_{\rm J} = -40^{\circ}$ C to 85°C	;			51	mΩ
G _{IMON} I _{LIMIT} I _{CB} t _{LIM} t _{SC} ON-RESI			$T_{\rm J} = -40^{\circ}$ C to 125°	C			58	mΩ

(1) Refer to Fig 49(2) Refer to Fig 50

(2) (3) (4) Guaranteed by design and characterization. Not tested at production. Refer to Fig 52



Electrical Characteristics (continued)

(Test conditions unless otherwise noted) –40°C ≤ T_J ≤ 125°C, V_{IN} = 12 V for TPS25954x/7x, V_{IN} = 5 V for TPS25953x, V_{IN} = 3.3 V for TPS25952x, V_{EN} = 5 V (= 0 V for TPS2595x3 only), R_{ILM} = 487 Ω , C_{dVdT} = Open, OUT = Open. All voltages referenced to GND.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ENABLE	/ UNDERVOLTAGE LOCKOUT (E	N/UVLO) - TPS259	5x0/1/5				
I _{EN}	EN/UVLO pin leakage current			-0.1		0.1	μA
V _{UVLO(R)}		V _{EN} rising		1.13	1.2	1.27	V
V _{UVLO(F)}	Undervoltage lockout threshold	V _{EN} falling		1.03	1.1	1.17	V
ENABLE / OVERVOLTAGE LOCKOUT (EN/OVLO) - TPS2595x3							
I _{EN}	EN/OVLO pin leakage current			-0.1		0.1	μA
V _{OVLO(R)}		V _{EN} rising		1.13	1.2	1.27	V
V _{OVLO(F)}	Overvoltage lockout threshold	V _{EN} falling		1.03	1.1	1.17	V
t _{OVLO}	Overvoltage lockout response time	$V_{EN} > V_{OVLO}$ to $\overline{FLT} \downarrow$ 3				μs	
FAULT IN	IDICATION (FLT) - TPS2595x0/1/	3					
R _{FLTB}	FLT pin resistance	FLT ↓			12		Ω
I _{FLTB}	FLT pin leakage current	$V_{EN} = 2 V, V_{FLTB} =$	= 0 V to 6 V	-0.1		0.1	μA
QUICK O	UTPUT DISCHARGE (QOD) - TPS	2595x5					
R _{QOD}	QOD effective resistance	IN connected to E	N, OUT connected to QOD, EN↓ to 1V		19		Ω
OVERTE	MPERATURE PROTECTION (TSD)		-j		•	
TSD	Thermal shutdown		T _J Rising		157		°C
TSD _{HYS}	Thermal shutdown hysteresis		T _J Falling		5		°C
t _{TSD,RST}	Thermal Shutdown Auto-Retry Interval	TPS2595x1/3/5	Device Enabled and $T_J < TSD - TSD_{HYS}$		93		ms

7.6 Switching Characteristics

Typical Values are taken at $T_J = 25^{\circ}$ C unless specifically noted otherwise. $R_{OUT} = 100 \Omega$, $C_{OUT} = 1 \mu$ F

	PARAMETER	V _{IN}	C _{dVdt} = Open	C _{dVdt} = 3300pF	UNIT
		3.3 V	16.3	10.0	
SR _{ON}	Output Rising slew rate	5 V	21.9	11.6	V/ms
		12 V	38.2	12.4	
		3.3 V	147	254	
t _{D,ON}	Turn on delay	5 V	149	289	μs
		12 V	153	335	
t _R		3.3 V	157	259	μs
	Rise time	5 V	179	349	
		12 V	248	763	
t _{D,OFF}		3.3 V	11.6	11.6	μs
	Turn off delay	5 V	11.3	11.5	
		12 V	11.0	11.4	



TPS2595 SLVSE57C – JUNE 2017–REVISED APRIL 2018






Figure 1. TPS2595x0, TPS2595x1, TPS2595x5 Switching Times





Figure 2. TPS2595x3 Switching Times

TPS2595 SLVSE57C – JUNE 2017–REVISED APRIL 2018




www.ti.com

7.7 Typical Characteristics





Typical Characteristics (continued)




TPS2595 SLVSE57C – JUNE 2017–REVISED APRIL 2018




www.ti.com

Typical Characteristics (continued)





Typical Characteristics (continued)



Copyright © 2017–2018, Texas Instruments Incorporated


TPS2595 SLVSE57C -JUNE 2017-REVISED APRIL 2018


www.ti.com

STRUMENTS

EXAS

Typical Characteristics (continued)






14 Submit Documentation Feedback



Typical Characteristics (continued)



Copyright © 2017–2018, Texas Instruments Incorporated


Submit Documentation Feedback 15

TPS2595 SLVSE57C – JUNE 2017–REVISED APRIL 2018



www.ti.com


Typical Characteristics (continued)



Product Folder Links: TPS2595



Typical Characteristics (continued)






8 Detailed Description

8.1 Overview

The TPS2595xx devices are integrated eFuse that are used to manage load voltage and load current. The device provides various factory programmed settings and user manageable settings, which allow device configuration for handling different transient and steady state supply and load fault conditions, thereby protecting the input supply and the downstream circuits connected to the device. The device also uses an in-built thermal shutdown mechanism to protect itself during these fault events.

8.2 Functional Block Diagram



- (1) For TPS2595x3, this pin is $\overline{EN}/OVLO$
- (2) For TPS2595x5, this pin is QOD
- (3) For TPS2595x3, this voltage is OVLO
- (4) This block is not available in the TPS25957x

8.3 Feature Description

8.3.1 Undervoltage Protection (UVP) and Undervoltage Lockout (UVLO)

All the TPS2595xx devices constantly monitor the input supply to ensure that the load is powered up only when the voltage is at a sufficient level. During the start-up condition, the device waits for the input supply to rise above a fixed threshold V_{UVP} before it proceeds to turn ON the FET. Similarly, during the ON condition, if the input supply falls below the UVP threshold, the FET is turned OFF. The UVP rising and falling thresholds are slightly different, thereby providing some hysteresis and ensuring stable operation around the threshold voltage.

The TPS2595x0, TPS2595x1, TPS2595x5 devices provide an user programmable UVLO mechanism to ensure that the load is powered up only when the voltage is at a sufficient level. This can be achieved by dividing the input supply and feeding it to the EN/UVLO pin. Whenever the voltage at the EN/UVLO pin falls below a threshold V_{UVLO} , the device turns OFF the FET. The FET is turned ON again when the voltage rises above the threshold. The rising and falling thresholds on this pin are slightly different, thereby providing some hysteresis and ensuring stable operation around the threshold voltage.

The user must choose the resistor divider values appropriately to map the desired input undervoltage level to the UVLO threshold of the part. See Figure 47.



Feature Description (continued)




Figure 47. Undervoltage Lockout

$$V_{SUPPLY} = \frac{V_{UVLO} \times (R1 + R2)}{R2}$$

(1)

8.3.2 Overvoltage Protection

The TPS2595xx devices provide 2 ways to handle an input overvoltage condition.

8.3.2.1 Overvoltage Lockout (OVLO)

The TPS259573 device provides an user programmable OVLO mechanism to ensure that the supply to the load is cut off if the input supply voltage exceeds a certain level. This can be achieved by dividing the input supply and feeding it to the EN/OVLO pin. Whenever the voltage at the EN/OVLO pin rises above a threshold V_{OVLO} , the device turns OFF the FET. When the voltage at the EN/OVLO pin falls below the threshold, the FET is turned ON again.

The user should choose the resistor divider values appropriately to map the desired input overvoltage level to the OVLO threshold of the part.




Figure 48. Overvoltage Lockout

8.3.2.2 Overvoltage Clamp (OVC)

The TPS25952x, TPS25953x, TPS25954x devices provide a mechanism to clamp the output voltage to a predefined level quickly if the input voltage crosses a certain threshold. This ensures the load is not exposed to high voltages on any overvoltage at the input supply, and lowers the dependency on external protection devices (such as TVS/Zener diodes) in this condition. Once the input supply voltage rises above the OVC threshold voltage V_{OVC}, the device responds by clamping the voltage to V_{CLAMP} within a very short response time t_{OVC}. As long as an overvoltage condition is present on the input, the output voltage will be clamped to V_{CLAMP}. When the input drops below the output clamp threshold V_{OVC}, the clamp releases the output voltage. See Figure 49.

During the overvoltage clamp condition, there could be significant heat dissipation in the internal FET depending on the V_{IN} - V_{OUT} voltage drop and the current through the FET leading to a thermal shutdown if the condition persists for an extended period of time. In this case, the device would either stay latched-off or start a auto retry cycle as explained in the *Overtemperature Protection (OTP)* section.

Copyright © 2017–2018, Texas Instruments Incorporated



Feature Description (continued)




Figure 49. TPS2595xx Overvoltage Clamp Response (Auto-Retry)

Multiple device options are offered with different clamping voltage thresholds. See the *Device Comparison Table* for list of available voltage clamp options.

8.3.3 Inrush Current, Overcurrent and Short Circuit Protection

The TPS2595xx devices incorporates three levels of protection against overcurrent:

- Adjustable slew rate for inrush current control (dVdt).
- Active current limiting (I_{LIMIT}) for overcurrent protection.
- A fast short circuit limit (I_{SC}) to protect against hard short circuits.

8.3.3.1 Slew Rate and Inrush Current Control (dVdt)

The inrush current during turn on is directly proportional to the load capacitance and rising slew rate. Equation 2 can be used to find the slew rate SR_{ON} required to limit the inrush current I_{INRUSH} for a given load capacitance C_{OUT} .

$$SR_{ON}\left(\frac{V}{ms}\right) = \frac{I_{INRUSH}(mA)}{C_{OUT}(\mu F)}$$

(2)

For loads requiring a slower rising slew rate, a capacitance can be added to the dVdt pin to adjust the rising slew rate and lower the inrush current during turn on. The required C_{dVdt} capacitance to produce a given slew rate can be calculated using Equation 3.



Feature Description (continued)

$$C_{dVdt} (pF) = \frac{42000}{SR_{ON} \left(\frac{V}{ms}\right)}$$
(3)

8.3.3.2 Active Current Limiting

The load current is monitored during start-up and normal operation. When the load current exceeds the current limit trip point I_{LIMIT} programmed by R_{ILM} resistor, the device regulates the current to the set limit I_{LIMIT} within t_{LIM} . The device exits current limiting when the load current falls below limit. Equation 4 can be used to find the R_{ILM} value for a desired current limit.

$$R_{ILM} = \frac{2000}{\left(I_{LIMIT} - 0.04\right)}$$
(4)

In the current limiting state, the output voltage drops resulting in increased power dissipation in the internal FET leading to a thermal shutdown if the condition persists for an extended period of time. In this case, the device either stays latched-off or starts an auto retry cycle as explained in the *Overtemperature Protection (OTP)* section.





Figure 50. TPS2595x1, TPS2595x3, TPS2595x5 Overcurrent Response (Auto-Retry)



Feature Description (continued)





8.3.3.3 Short Circuit Protection

The current through the device increases very rapidly during a transient short circuit event. The short circuit threshold ISC is adjusted based on the selected current limit. When a short circuit is detected, the device quickly limits the current to ILIMIT. The device stops limiting the current once the load current falls below the programmed I_{LIMIT} threshold. See Figure 52.

The output voltage drops in the current limiting state, resulting in increased power dissipation in the internal FET and leads to a thermal shutdown if the condition persists for an extended period of time. In this case, the device either stays latched-off or starts an auto retry cycle as explained in the Overtemperature Protection (OTP) section.



Feature Description (continued)




Figure 52. TPS2595xx Short Circuit Response

8.3.4 Overtemperature Protection (OTP)

Thermal shutdown occurs when the junction temperature T_J exceeds TSD. When the TPS2595x0 detects a thermal overload, it shuts down and remains latched off until the device is re-enabled or power cycled. When the TPS2595x1, TPS2595x3, TPS2595x5 devices detects a thermal overload, it remains off until the T_J decreases by TSD_{HYS} and then waits for an additional delay of $t_{TSD,RST}$ after which it automatically retries to turn on if it is still enabled. See Table 1.

Table 1. TPS2595xx	Thermal Shutdown
--------------------	------------------

Device	Enter TSD	Exit TSD
TPS2595x0 (Latch-off)	T _J ≥ TSD	$T_{\rm J}$ < TSD and Device Power Cycled or reenabled using EN/UVLO pin
TPS2595x1, TPS2595x3, TPS2595x5 (Auto- retry)	T _J ≥ TSD	$T_J < TSD - TSD_{HYS}$ and $t_{TSD,RST}$ Timer Expired

8.3.5 Fault Indication (FLT)

Table 2 summarizes the protection response to various fault conditions.

EVENT / FAULT	PROTECTION RESPONSE	FLT INDICATION	
Overtemperature	Shutdown	Yes	
Overvoltage	Output Voltage Clamp (OVC) (TPS25952x,TPS25953x,TPS25954x only)	No	
Overvoltage	Shutdown (OVLO) (TPS259573 only)	Yes	
Undervoltage	Shutdown (UVP or UVLO)	No	
Overcurrent	Current Limiting	No	
Short circuit	Current Limiting	No	
ILM pin open	Shutdown	No	
ILM pin short	Shutdown If I _{OUT} > I _{CB}	Yes If I _{OUT} > I _{CB}	

Table 2. TPS2595x0, TPS2595x1, TPS2595x3 Fault Summary

When the TPS2595x0, TPS2595x1, TPS2595x3 devices are turned off as a result of a fault as described in the table above, the FLT pin is pulled low.

All faults will be cleared if the device loses power or if it is re-enabled using the EN/UVLO (or EN/OVLO) pin.

8.3.6 Quick Output Discharge (QOD)

Some applications require the output capacitor to be discharged quickly when the eFuse is turned off. This prevents any unpredictable behavior from the downstream devices as the capacitor discharges slowly. The TPS2595x5 device provides a Quick Output Discharge feature that can be enabled by connecting OUT pin to QOD pin. An internal FET provides a fast discharge path for the output capacitor resulting in the OUT voltage falling to 0 V in a short time. The FET initially operates in saturation region and provides a constant current discharge. After the FET enters linear region, it offers a discharge path similar to a resistor.

It is possible to model this as a simple equivalent resistance, which would discharge a given capacitor charged to a given voltage in the same time as the overall discharge circuit. This parameter is specified as the effective QOD resistance R_{QOD} for the device. It takes a time equivalent to 5 time constants ($\tau = R \times C$) to discharge a capacitor by 99.3%. For example, with an effective QOD resistance of 19 Ω , the time taken to discharge a 100- μ F capacitor from 5 V to 35 mV can be calculated as in Equation 5.

 $t_{\text{Discharge}} = 5 \times 19 \ \Omega \times 100 \ \mu\text{F} = 9.5 \ \text{ms}$

(5)




8.4 Device Functional Modes

The features of the device depend on the operating mode.

8.4.1 Enable and Fault Pin Functional Mode 1: Single Device, Self-Controlled

In this mode of operation, the device is enabled by the V_{IN} voltage without the need of an external processor to drive the ENABLE pin. The FLT pin is optionally monitored by an external host. See Figure 53.




Copyright © 2017, Texas Instruments Incorporated

Figure 53. Single Device, Self-Controlled

8.4.2 Enable and Fault Pin Functional Mode 2: Single Device, Host-Controlled

In this mode of operation, the device enable pin is driven by an external host. The pin can be driven directly from a GPIO without the need for any glue logic. The FLT pin is optionally monitored by the host. See Figure 54.



Copyright © 2017, Texas Instruments Incorporated

Figure 54. Single Device, Host-Controlled

8.4.3 Enable and Fault Pin Functional Mode 2: Multiple Devices, Self-Controlled

In this mode of operation, the devices are self-controlled (no host present). The EN and FLT pins are shorted together, and connected with up to three total devices as shown in Figure 55. In this configuration, when any one of the TPS2595xx devices detects a fault, it automatically disables the other TPS2595xx devices in the system.


NOTE

This configuration is only applicable to the Active High Enable variants TPS2595x0, TPS2595x1, TPS2595x5.

TEXAS INSTRUMENTS


www.ti.com

Device Functional Modes (continued)



Copyright © 2017, Texas Instruments Incorporated







9 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS2595xx device is an integrated eFuse that is typically used for hot-swap and power rail protection applications. The device operates from 2.7 V to 18 V with programmable current limit and undervoltage protection. The device aids in controlling the in-rush current and provides precise current limiting during overload conditions for systems such as set-top box, DTVs, gaming consoles, SSDs, HDDs, and smart meters. The device also provides robust protection for multiple faults on the sub-system rail.

The following design procedure can be used to select the supporting component values based on the application requirement. Additionally, a spreadsheet design tool *TPS2595xx Design Calculation Tool* is available.

9.2 Typical Application



(1) C_{IN} is optional and 0.1 μ F is recommended to suppress transients due to the inductance of PCB routing or from input wiring.

Figure 58. Typical Application Schematic: Simple e-Fuse for Set-Top Boxes

9.2.1 Design Requirements

Table 3 lists the TPS25954x design requirements.

Table 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage,V _{IN}	12 V
Undervoltage lockout set point, V _{UV}	4.3 V
Overvoltage protection set point , V_{OV}	Default: V _{OVC} = 13.7 V
Load at start-up, R _{L(SU)}	4 Ω
Current limit, I _{LIMIT}	3.7 A
Load capacitance, C _{OUT}	1 µF
Maximum ambient temperatures, T _A	85°C

Copyright © 2017–2018, Texas Instruments Incorporated

9.2.2 Detailed Design Procedure

The designer must know the following:

- Normal input operation voltage
- Maximum output capacitance
- Maximum current Limit
- Load during start-up
- Maximum ambient temperature of operation

This design procedure seeks to control the junction temperature of device under both static and transient conditions by proper selection of output ramp-up time and associated support components. The designer can adjust this procedure to fit the application and design criteria.

9.2.2.1 Programming the Current-Limit Threshold: R_{ILM} Selection

The R_{ILM} resistor at the ILM pin sets the over load current limit, this can be set using Equation 6.

$$\mathsf{R}_{\mathsf{ILM}} = \frac{2000}{\mathsf{I}_{\mathsf{LIMIT}} - 0.04}$$

For I_{LIMIT} = 3.7 A, from Equation 6, R_{ILM} is 546 Ω , choose closest standard value resistor with 1% tolerance.

9.2.2.2 Undervoltage Lockout Set Point

The undervoltage lockout (UVLO) trip point is adjusted using the external voltage divider network of R_1 and R_2 as connected between IN, EN/UVLO and GND pins of the device. The values required for setting the undervoltage are calculated solving Equation 7.

$$V_{UV} = \frac{R1 + R2}{R2} \times V_{UVLO(R)}$$
⁽⁷⁾

Where $V_{UVLO(R)}$ is UVLO rising threshold (1.2 V). Because R1 and R2 leak the current from input supply V_{IN} , these resistors must be selected based on the acceptable leakage current from input power supply V_{IN} .

The current drawn by R1 and R2 from the power supply is $I_{R12} = V_{IN} / (R1 + R2)$.

However, leakage currents due to external active components connected to the resistor string can add error to these calculations. So, the resistor string current, I_{R12} must be chosen to be 20 times greater than the leakage current expected.

To set the UVLO at V_{UVR} = 4.3 V, select R2 = 387 k Ω , and R1 = 1 M Ω .

9.2.2.3 Setting Output Voltage Ramp Time (T_{dVdT})

For a successful design, the junction temperature of device must be kept below the absolute maximum rating during both dynamic (start-up) and steady state conditions. Dynamic power stresses often are an order of magnitude greater than the static stresses, so it is important to determine the right start-up time and in-rush current limit required with system capacitance to avoid thermal shutdown during start-up with and without load.

The required ramp-up capacitor C_{dVdT} is calculated considering the two possible cases (see Case 1: Start-Up Without Load. Only Output Capacitance C_{OUT} Draws Current and Case 2: Start-Up With Load. Output Capacitance C_{OUT} and Load Draw Current).

9.2.2.3.1 Case 1: Start-Up Without Load. Only Output Capacitance C_{OUT} Draws Current

During start-up, as the output capacitor charges, the voltage drop as well as the power dissipated across the internal FET decreases. The average power dissipated in the device during start-up is calculated using Equation 9.

For TPS2592xx device, the inrush current is determined as shown in Equation 8.

$$I_{\text{INRUSH}} = C_{\text{OUT}} \times \frac{V_{\text{IN}}}{T_{\text{dVdT}}}$$

Power dissipation during start-up is shown in Equation 9.

28 Submit Documentation Feedback

www.ti.com

(6)

$P_{D(INRUSH)} = 0.5 \times V_{IN} \times I_{INRUSH}$

Equation 9 assumes that load does not draw any current until the output voltage has reached its final value.

9.2.2.3.2 Case 2: Start-Up With Load. Output Capacitance Court and Load Draw Current

When the load draws current during the turnon sequence, there is additional power dissipated. Considering a resistive load during start-up R_{L(SU)}, load current ramps up proportionally with increase in output voltage during T_{dVdT} time. Equation 10 to Equation 13 show the average power dissipation in the internal FET during charging time due to resistive load.

$$\mathsf{P}_{\mathsf{D}(\mathsf{LOAD})} = \left(\frac{1}{6}\right) \times \frac{\mathsf{V}_{\mathsf{IN}}^2}{\mathsf{R}_{\mathsf{L}(\mathsf{SU})}} \tag{10}$$

Total power dissipated in the device during start-up is Equation 11.

$$P_{D(STARTUP)} = P_{D(INRUSH)} + P_{D(LOAD)}$$
(11)

Total current during start-up is given by Equation 12.

$$I_{\text{STARTUP}} = I_{\text{INRUSH}} + I_{\text{L}}(t) \tag{12}$$

If I_{STARTUP} > I_{LIMIT}, the device limits the current to I_{LIMIT} and the current-limited charging time is determined by Equation 13.

$$T_{dvdT(Current-Limited)} = C_{OUT} \times R_{L(SU)} \times \left[\frac{I_{LIMIT}}{I_{INRUSH}} - 1 + LN \left(\frac{I_{INRUSH}}{I_{LIMIT} - \frac{V_{IN}}{R_{L(SU)}}} \right) \right]$$
(13)

The power dissipation, with and without load, for selected start-up time must not exceed the shutdown limits as shown in Figure 59.



For the design example under discussion, select ramp-up capacitor C_{dVdt} = OPEN. The default slew rate for C_{dVdt} = OPEN is 38.2 mV/ μ s. With slew rate of 38.2 mV/ μ s, the ramp-up time T_{dVdt} for 12 V input is 248 μ s.

The inrush current drawn by the load capacitance C_{OUT} during ramp-up using Equation 14.

10000


$$I_{\rm INRUSH} = \frac{1\,\mu\rm{F} \times 38.2\,m\rm{V}}{\mu\rm{s}} = 38.2\,\rm{mA}$$
(14)

The inrush power dissipation is calculated using Equation 15.

$$P_{D(INRUSH)} = 0.5 \times 12 \times 38.2 \text{ m} = 229.2 \text{ mW}$$

For 229.2 mW of power loss, the thermal shutdown time of the device must not be less than the ramp-up time T_{dVdt} to avoid the false trip at the maximum operating temperature. Figure 59 shows the thermal shutdown limit at T_A = 85°C, for 229.2 mW of power, the shutdown time is infinite. Therefore, it is safe to use 248 µs as the startup time without any load on the output.

Copyright © 2017-2018, Texas Instruments Incorporated



TPS2595

SLVSE57C - JUNE 2017 - REVISED APRIL 2018

(17)

The additional power dissipation when a 4 Ω load is present during start-up is calculated using Equation 10.

$$P_{D(LOAD)} = \frac{12 \times 12}{6 \times 4} = 6 \text{ W}$$
(16)

The total device power dissipation during start-up is given in Equation 17.


$$P_{D(STARTUP)} = 6 + 229.2 \text{ m} = 6.229 \text{ W}$$

The Figure 59 shows $T_A = 85^{\circ}C$ and the thermal shutdown time for 6.229 W is more than 10 ms, which is well within the acceptable limits to not use an external capacitor C_{dVdt} with a start-up load of 4 Ω .

When C_{OUT} is large, there is a need to decrease the power dissipation during start-up. This can be done by increasing the value of the C_{dVdt} capacitor.

9.2.3 Support Component Selection: CIN

CIN is a bypass capacitor to help control transient voltages, unit emissions, and local supply noise. Where acceptable, a value in the range from 0.001 μ F to 0.1 μ F is recommended for C_{IN}.



9.2.4 Application Curves

9.2.5 Controlled Power Down (Quick Output Discharge) using TPS2595x5

When the TPS2595x5 device is disabled, the output voltage is left floating and the power-down profile is entirely dictated by the load. In some applications, this can lead to undesired activity because the load is not powered down to a defined state. Controlled output discharge can ensure the load is completely turned off and is not in an undefined operational state. The QOD pin in the TPS2595x5 device can be connected to the OUT pin to facilitate the Quick Output Discharge function, as shown in Figure 62. When the TPS2595x5 device is disabled, the QOD pin is pulled low and provides a quick discharge path for the output capacitor. The output voltage discharge rate is dictated by the output capacitor C_{OUT} , the total discharge path resistance (internal plus external), and the load.

www.ti.com

NSTRUMENTS

EXAS







Figure 62. Circuit Implementation with Quick Output Discharge Function using TPS2595x5



9.2.6 Overvoltage Lockout using TPS259573

The TPS259573 device incorporates a circuit to protect the system during overvoltage conditions. A resistor divider connected from the supply to the EN/OVLO pin to GND (as shown in Figure 65) programs the overvoltage threshold. A voltage more than V_{OVLO} on the EN/OVLO pin turns off the internal FET and protects the downstream load. Figure 66 shows overvoltage cut-off at the input voltage of 15 V.






Figure 65. Circuit Implementation for Overvoltage Lockout using TPS259573




Figure 66. Overvoltage Lockout Response using TPS259573



10 Power Supply Recommendations

The TPS2595xx devices are designed for a supply voltage range of 2.7 V \leq VIN \leq 18 V. An input ceramic bypass capacitor higher than 0.1 μ F is recommended if the input supply is located more than a few inches from the device. The power supply must be rated higher than the set current limit to avoid voltage droops during overcurrent and short-circuit conditions.

10.1 Transient Protection

In the case of a short circuit and overload current limit when the device interrupts current flow, the input inductance generates a positive voltage spike on the input, and the output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) is dependent on the value of inductance in series to the input or output of the device. Such transients can exceed the absolute maximum ratings of the device if steps are not taken to address the issue. Typical methods for addressing transients include:

- Minimize lead length and inductance into and out of the device.
- Use a large PCB GND plane.
- Use a Schottky diode across the output to absorb negative spikes.
- Use a low-value ceramic capacitor $C_{IN} = 0.001 \ \mu F$ to 0.1 μF to absorb the energy and dampen the transients.

The approximate value of input capacitance can be estimated with Equation 18:

$$V_{\text{SPIKE}(\text{Absolute})} = V_{(\text{IN})} + I_{(\text{LOAD})} \times \sqrt{\frac{L_{(\text{IN})}}{C_{(\text{IN})}}}$$


where

- V_(IN) is the nominal supply voltage
- I_(LOAD) is the load current
- L_(IN) equals the effective inductance seen looking into the source
- C(IN) is the capacitance present at the input

(18)

Some applications may require the addition of a Transient Voltage Suppressor (TVS) to prevent transients from exceeding the absolute maximum ratings of the device.

The circuit implementation with optional protection components (a ceramic capacitor, TVS and Schottky diode) is shown in Figure 67.





10.2 Output Short-Circuit Measurements

It is difficult to obtain repeatable and similar short-circuit testing results. The following contribute to variation in results:

- Source bypassing
- Input leads
- Circuit layout
- Component selection
- Output shorting method
- Relative location of the short
- Instrumentation

The actual short exhibits a certain degree of randomness because it microscopically bounces and arcs. Ensure that configuration and methods are used to obtain realistic results. Do not expect to see waveforms exactly like those in this data sheet because every setup is different.

11 Layout

11.1 Layout Guidelines

- For all applications, a ceramic decoupling capacitor of 0.01 µF or greater is recommended between the IN terminal and GND terminal. For hot-plug applications, where input power-path inductance is negligible, this capacitor can be eliminated or minimized.
- The optimal placement of the decoupling capacitor is closest to the IN and GND terminals of the device. Care must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN terminal, and the GND terminal of the IC. See Figure 68 for a PCB layout example.
- High current-carrying power-path connections must be as short as possible and must be sized to carry at least twice the full-load current.
- The GND terminal must be tied to the PCB ground plane at the terminal of the IC. The PCB ground must be a copper plane or island on the board.
- Locate the following support components close to their connection pins:
 - R_{ILM}
 - C_{dVdT}
 - Resistors for the EN/UVLO (or $\overline{EN}/OVLO$) pin

Submit Documentation Feedback

Connect the other end of the component to the GND pin of the device with shortest trace length. The trace routing for the R_{ILM} and C_{dVdT} components to the device must be as short as possible to reduce parasitic effects on the current limit and soft start timing. These traces must not have any coupling to switching signals on the board.

- Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the device they are intended to protect. These protection devices must be routed with short traces to reduce inductance. For example, a protection Schottky diode is recommended to address negative transients due to switching of inductive loads, and it must be physically close to the OUT pins.
- Obtaining acceptable performance with alternate layout schemes is possible; *Layout Example* has been shown to produce good results and is intended as a guideline.



www.ti.com

34




11.2 Layout Example

Top Layer

Bottom Layer Ground Plane

O Via to Bottom Ground Plane



(1) Optional: Needed only to suppress the transients caused by inductive load switching

Figure 68. TPS2595xx Layout

TEXAS INSTRUMENTS

www.ti.com

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following: TPS2595EVM eFuse Evaluation Board TPS2595xx Design Calculation Tool

12.1.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS259520	Click here	Click here	Click here	Click here	Click here
TPS259521	Click here	Click here	Click here	Click here	Click here
TPS259530	Click here	Click here	Click here	Click here	Click here
TPS259531	Click here	Click here	Click here	Click here	Click here
TPS259533	Click here	Click here	Click here	Click here	Click here
TPS259540	Click here	Click here	Click here	Click here	Click here
TPS259541	Click here	Click here	Click here	Click here	Click here
TPS259570	Click here	Click here	Click here	Click here	Click here
TPS259571	Click here	Click here	Click here	Click here	Click here
TPS259573	Click here	Click here	Click here	Click here	Click here
TPS259525	Click here	Click here	Click here	Click here	Click here
TPS259535	Click here	Click here	Click here	Click here	Click here

Table 4. Related Links

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.



www.ti.com

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS259520DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES20	Samples
TPS259520DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES20	Samples
TPS259521DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES21	Samples
TPS259521DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES21	Samples
TPS259525DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES25	Samples
TPS259525DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES25	Samples
TPS259530DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES30	Samples
TPS259530DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES30	Samples
TPS259531DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES31	Samples
TPS259531DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES31	Samples
TPS259533DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES33	Samples
TPS259533DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES33	Samples
TPS259535DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES35	Samples
TPS259535DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES35	Samples
TPS259540DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES40	Samples
TPS259540DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES40	Samples
TPS259541DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES41	Samples
TPS259541DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES41	Samples
TPS259570DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES70	Samples
TPS259570DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES70	Samples





10-Dec-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS259571DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES71	Samples
TPS259571DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES71	Samples
TPS259573DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES73	Samples
TPS259573DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES73	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS259520DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259520DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259521DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259521DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259525DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259525DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259530DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259530DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259531DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259531DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259533DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259533DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259535DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259535DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259540DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259540DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259541DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259541DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2


PACKAGE MATERIALS INFORMATION



www.ti.com

27-Jan-2020

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS259570DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259570DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259571DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259571DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259573DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259573DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS259520DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259520DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259521DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259521DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259525DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259525DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259530DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259530DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259531DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259531DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259533DSGR	WSON	DSG	8	3000	210.0	185.0	35.0

PACKAGE MATERIALS INFORMATION



www.ti.com

27-Jan-2020

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS259533DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259535DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259535DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259540DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259540DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259541DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259541DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259570DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259570DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259571DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259571DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259573DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259573DSGT	WSON	DSG	8	250	210.0	185.0	35.0

DSG 8


2 x 2, 0.5 mm pitch

GENERIC PACKAGE VIEW

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






DSG0008A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




DSG0008A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DSG0008A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated