

512Kx8 LOW VOLTAGE, FAST SERIAL SRAM with SPI, SDI and SQI INTERFACE

JULY 2021

KEY FEATURES

- SPI-Compatible Bus Interface:
 - 30/45 MHz Clock rate
 - SPI/SDI/SQI mode
- Single Power Supply:
 - V_{DD} = 1.65V - 2.2V (IS62/65WVS5128GALL)
 - V_{DD} = 2.70V - 3.6V (IS62/65WVS5128GBLL)
- Read Latency:
 - SPI mode: 8 clocks
 - DPI mode: 4 clocks
 - QPI mode: 2 clocks
- Low-Power CMOS Technology:
 - Read Current: 20 mA(max) at 3.6V, 45 MHz, 85°C
 - CMOS Standby Current: 8 µA(typ)
- 512K x 8-bit Organization:
 - 32-byte page
- Byte, Page and Sequential mode for Reads and Writes
- Temperature Ranges Supported:
 - Industrial (I): -40°C to +85°C
 - Automotive (A3): -40°C to +125°C
- RoHS Compliant
 - 8-pin SOIC package

DESCRIPTION

The ISSI IS62/65WVS5128GALL/GBLL are 4M bit Fast Serial static RAMs organized as 512K bytes by 8 bits. It is a dual die stack of two 2Mb Serial SRAMs.

The device is accessed via a simple Serial Peripheral Interface (SPI) compatible serial bus. The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access the device is controlled through a Chip Select (CS#) input. Additionally, SDI (Serial Dual Interface) and SQI (Serial Quad Interface) is supported if your application needs faster data rates.

This device also supports unlimited reads and writes to the memory array.


The IS62/65WVS5128GALL/GBLL are available in the standard 8-pin SOIC package.

Copyright © 2020 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:


- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

BLOCK DIAGRAM



PIN CONFIGURATIONS

8-pin SOIC



PIN DESCRIPTIONS

CS#	Chip Enable Input
SO/SIO1	Serial Output/SIO1
DNU/SIO2	Do Not Use/SIO2
VSS	Ground
SI/SIO0	Serial Input/SIO0
SCK	Serial Clock
HOLD#/SIO3	HOLD#/SIO3
VDD	Power

Chip Select (CS#)

A low level on this pin selects the device. A high level deselects the device and forces it into Standby mode. When the device is deselected, SO goes to the high-impedance state, allowing multiple parts to share the same SPI bus. After power-up, a low level on CS# is required, prior to any sequence being initiated.

Serial Clock (SCK)

The SCK is used to synchronize the communication between a master and Serial SRAM. Instructions, addresses or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin is updated after the falling edge of the clock input.

Serial Output (SO: SPI mode)

The SO pin is used to transfer data out of the device. During a read cycle, data is shifted out on this pin after the falling edge of the serial clock.

Serial Input (SI: SPI mode)

The SI pin is used to transfer data into the device. It receives instructions, addresses, and data. Data is latched on the rising edge of the serial clock.

HOLD Function (HOLD#: SPI Mode, and SDI Mode)

The HOLD# pin is used to suspend transmission to Serial SRAM while in the middle of a serial sequence without having to re-transmit the entire sequence over again. It must be held high any time this function is not being used. Once the device is selected and a serial sequence is underway, the HOLD# pin may be pulled low to pause further serial communication without resetting the serial sequence.

The HOLD# pin should be brought low while SCK is low, otherwise the HOLD function will not be invoked until the next SCK high-to-low transition. The device must remain selected during this sequence. The SI and SCK levels are “don't cares” during the time the device is paused and any transitions on these pins will be ignored. To resume serial communication, HOLD# should be brought high while the SCK pin is low, otherwise serial communication will not be resumed until the next SCK high-to-low transition.

The SO line will tri-state immediately upon a high-to-low transition of the HOLD# pin, and will begin outputting again immediately upon a subsequent low-to-high transition of the HOLD pin, independent of the state of SCK.

Hold functionality is not available when operating in Quad SPI mode

Serial Input / Output Pins (SIO0, SIO1: SDI Mode)

The SIO0 and SIO1 pins are used for Dual SPI mode of operation (SI→SIO0, SO→SIO1). Functionality of these I/O pins is shared with SO and SI.

Serial Input / Output Pins (SIO0, SIO1, SIO2, SIO3: SQI Mode)

The SIO0 through SIO3 pins are used for Quad SPI mode of operation. Because of the shared functionality of these pins the HOLD# feature is not available when using Quad SPI mode (Hold# →SIO3 in Quad SPI mode)

DNU/SIO2 (Do Not Use or SIO2)

Pin 3 is DNU (Do No Use) in SPI mode and SDI mode. SIO2 in SQI mode.

FUNCTION DESCRIPTION

Serial SRAM is designed to interface directly with the Serial Peripheral Interface (SPI). It can also interface with Multi-IO SPI interface (Dual SPI and Quad SPI).

The device contains an 8-bit instruction register. The device is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The CS# pin must be low for the entire operation.

All instructions, addresses and data are transferred MSB first, LSB last.

OPERATION MODE

The device has three modes of operation that are selected by setting bits 7 and 6 in the MODE register. The modes of operation are Byte, Page and Sequential.

Byte Operation

Byte Operation is selected when bits 7 and 6 in the MODE register are set to 00. In this mode, the read/write operations are limited to only one byte. The Command followed by the 24-bit address is clocked into the device and the data to/from the device is transferred on the next eight clocks.

Page Operation

Page Operation is selected when bits 7 and 6 in the MODE register are set to 10. The device has 16,384 pages of 32 bytes. In this mode, the read and write operations are limited to within the addressed page (the address is automatically incremented internally). If the data being read or written reaches the page boundary, then the internal address counter will increment to the start of the page.


Sequential Operation

Sequential Operation is selected when bits 7 and 6 in the MODE register are set to 01. Sequential operation allows the entire array to be written to and read from. The internal address counter is automatically incremented until it reaches the end of die boundary.

The device is stacked with 2-die, so it has a restriction in sequential operation: The address counter cannot cross the die boundary.

When the Address Pointer reaches the highest address of first die (3FFFFh), the address counter cannot cross to first address of 2nd die (40000h). Instead, it rolls over to (00000h). So the sequential operation must be terminated at the last address of first die (Die 0) by CS# HIGH, and begin new sequential operation from first address (40000h) of second die (Die 1) by CS# LOW.

MEMORY ARRAY SEGMENTS



WRITE MODE

Prior to any attempt to write data to the device, the device must be selected by bringing CS# low. Once the device is selected, the Write command can be started by issuing a WRITE instruction, followed by the 24-bit address, with the first five MSB's of the address being a "don't care" bit, and then the data to be written. A write is terminated by the CS# being brought high.

If operating in Page mode, after the initial data byte is shifted in, additional bytes can be shifted into the device. The Address Pointer is automatically incremented. This operation can continue for the entire page (32 bytes) before data will start to be overwritten.

If operating in Sequential mode, after the initial data byte is shifted in, additional bytes can be clocked into the Device. The internal Address Pointer is automatically incremented until reaches to die boundary address.

READ MODE


The device is selected by pulling CS# Low. Then 8 bit instruction is transmitted to the device followed by the 24 bit address, with the first five MSB's of the address being a "don't care" bit.

After the correct READ instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin. If operating in Sequential mode, the data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses until reaches to die boundary address.


INSTRUCTION SET

Instruction Name	Instruction Format	Hex Code	Description
READ	0000 0011	0x03	Read data from memory array beginning at selected address
WRITE	0000 0010	0x02	Write data to memory array beginning at selected address
ESDI	0011 1011	0x3B	Enter SDI mode
ESQI	0011 1000	0x38	Enter SQI mode
RSTDQI	1111 1111	0xFF	Reset SDI/SQI mode
RDMR	0000 0101	0x05	Read Mode Register
WRMR	0000 0001	0x01	Write Mode Register


BYTE READ OPERATION (SPI MODE)




BYTE WRITE OPERATION (SPI MODE)




PAGE READ OPERATION (SPI MODE)




PAGE WRITE OPERATION (SPI MODE)



SEQUENTIAL READ OPERATION (SPI MODE)



SEQUENTIAL WRITE OPERATION (SPI MODE)



READ MODE REGISTER INSTRUCTION (RDMR)

The Read Mode Register instruction (RDMR: 05h) provides access to the MODE register. The MODE register may be read at any time. The MODE register is formatted as follows:

7	6	5	4	3	2	1	0
W/R		—	—	—	—	—	—
MODE		Reserved					
W/R = writable/readable							

The mode bits (7:6) indicate the operating mode of the SRAM. The possible modes of operation are:

0 0= Byte mode


1 0= Page mode

0 1= Sequential mode (default operation)

1 1= Reserved

Bits 0 through 5 are reserved and should always be set to '0'.


READ MODE REGISTER OPERATION TIMING (RDMR)



WRITE MODE REGISTER INSTRUCTION (WRMR)


The Write Mode Register instruction (WRMR: 01h) allows the user to write to the bits in the MODE register. This allows for setting of the Device operating mode. Several of the bits in the MODE register must be cleared to '0'.

WRITE MODE REGISTER OPERATION TIMING (WRMR)




SDI MODE AND SQI MODE OPERATION


The device also supports SDI (Serial Dual Interface) and SQI (Serial Quad Interface) mode of operation when used with compatible master devices. To enter SDI mode, the ESDI command (3Bh) must be clocked in. As a convention for SDI mode of operation, two bits are entered per clock using the SIO0 and SIO1 pins. Bits are clocked MSB first. To enter SQI mode, the ESQI command (38h) must be clocked in. For SQI mode of operation, four bits of data are entered per clock, or one nibble per clock. The nibbles are clocked MSB first.



Enter SDI Mode




Enter SQI Mode




To exit from SDI mode, the RSTDQI command (FFh) must be issued. The command must be entered in the current device configuration, either SDI mode or SQI mode.

Reset SDI Mode




Reset SQI Mode




SDI (SERIAL DUAL INTERFACE) MODE OPERATION

The device supports Serial Dual Interface (SDI) mode of operation. There are 4.0 clock cycles (Dummy Byte) of Read Latency in SDI mode Byte Read Operation. No Write Latency in SDI Write Operation. It should be noted that if the MCU resets before the SRAM, the user will need to determine the serial mode of operation of the SRAM and reset it accordingly.

Byte Read Operation in SDI Mode



Byte Write Operation in SDI Mode



Timing diagram for SIO0, SIO1, SIO2, and SIO3 signals relative to CS# and SCK. The diagram shows CS# as a pulse, SCK as a clock, and the four SIO signals as data buses. SIO0 is labeled with a 24-bit address (03h to 0) and a 2.0 clocks delay. SIO1, SIO2, and SIO3 show data values for each clock cycle.

SCK Cycle	CS#	SIO0 (Address)	SIO1	SIO2	SIO3
0	High	0	0	0	0
1	Low	1	1	0	0
2	Low	20	21	22	23
3	Low	16	17	18	19
4	Low	12	13	14	15
5	Low	8	9	10	11
6	Low	4	5	6	7
7	Low	0	1	2	3
8	Low	-	-	-	-
9	Low	-	-	-	-
10	Low	4	5	6	7
11	Low	0	1	2	3

Timing diagram for SPI interface:

- CS#**: Active low chip select signal.
- SCK**: Serial Clock signal, shown as a square wave with 10 cycles.
- SIO0**: Data bus signal. Data bytes (hex): 0, 0, 20, 16, 12, 8, 4, 0, 4, 0.
- SIO1**: Data bus signal. Data bytes (hex): 0, 1, 21, 17, 13, 9, 5, 1, 5, 1.
- SIO2**: Data bus signal. Data bytes (hex): 0, 0, 22, 18, 14, 10, 6, 2, 6, 2.
- SIO3**: Data bus signal. Data bytes (hex): 0, 0, 23, 19, 15, 11, 7, 3, 7, 3.

A 24-bit Address is indicated, spanning from the start of the 3rd data byte (20) to the start of the 8th data byte (0).

ABSOLUTE MAXIMUM RATINGS AND OPERATING RANGE

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Symbol	Parameter	Value	Unit
V _{term}	Terminal Voltage with Respect to GND	−0.2 to +3.9(V _{DD} +0.3V)	V
tBIAS	Temperature Under Bias	−55 to +125	°C
V _{DD}	V _{DD} Related to GND	−0.2 to +3.9(V _{DD} +0.3V)	V
tStg	Storage Temperature	−65 to +150	°C

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE ⁽¹⁾

Range	Device Marking	Ambient Temperature	V _{DD}
Industrial	IS62WVS5128GALL	−40°C to +85°C	1.65V-2.2V
Industrial	IS62WVS5128GBLL	−40°C to +85°C	2.70V-3.6V
Automotive	IS65WVS5128GBLL	−40°C to +125°C	2.70V-3.6V

Note:

1. Full device AC operation assumes a 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.

PIN CAPACITANCE ⁽¹⁾

Parameter	Symbol	Test Condition	Max	Units
Input capacitance (CS#, SCK)	C _{IN}	T _A = 25°C, f = 1 MHz, V _{DD} = V _{DD} (typ)	12	pF
Input/Output capacitance (other pins)	C _{I/O}		16	pF


Note:

1. These parameters are guaranteed by design and tested by a sample basis only.

AC TEST CONDITIONS (OVER THE OPERATING RANGE)

Parameter	Unit (1.65V~2.2V)	Unit (2.7V~3.6V)
Input Pulse Level	0V to V _{DD}	0V to V _{DD}
Input Rise and Fall Time	1V/ns	1V/ns
Output Timing Reference Level	0.9V	½ V _{DD}
R1	13500	1103
R2	10800	1554
V _{TM}	1.8V	V _{DD}
Output Load Conditions	Refer to Figure 1 and 2	

OUTPUT LOAD CONDITIONS FIGURES



ELECTRICAL CHARACTERISTICS

IS62WVS5128GALL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE) VDD=1.65V~2.2V

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -0.1 mA	1.4	-	-	V
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA	-	-	0.2	V
V _{IH} ⁽¹⁾	Input HIGH Voltage		1.4	-	V _{DD} + 0.2	V
V _{IL} ⁽¹⁾	Input LOW Voltage		-0.2	-	0.4	V
V _{DR} ⁽²⁾	Data Retention Voltage		-	1.0	-	V
I _{LI}	Input Leakage	GND < V _{IN} < V _{DD}	-1	-	1	μA
I _{LO}	Output Leakage	GND < V _{IN} < V _{DD} , Output Disabled	-1	-	1	μA

Notes:

- V_{ILL} (min) = -1.0V AC (pulse width < 10ns). Not 100% tested.
V_{IHH} (max) = V_{DD} + 1.0V AC (pulse width < 10ns). Not 100% tested.
- This is the limit to which V_{DD} can be lowered without losing RAM data at TA = 25°C. This parameter is periodically sampled and not 100% tested.

IS62(5)WVS5128GBLL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE) VDD=2.7V~3.6V

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{OH}	Output HIGH Voltage	2.7 ≤ V _{DD} ≤ 3.6, I _{OH} = -1.0 mA	2.4	-	-	V
V _{OL}	Output LOW Voltage	2.7 ≤ V _{DD} ≤ 3.6, I _{OL} = 2.1 mA	-	-	0.4	V
V _{IH} ⁽¹⁾	Input HIGH Voltage	2.7 ≤ V _{DD} ≤ 3.6	2.2	-	V _{DD} + 0.3	V
V _{IL} ⁽¹⁾	Input LOW Voltage	2.7 ≤ V _{DD} ≤ 3.6	-0.3	-	0.8	V
V _{DR} ⁽²⁾	Data Retention Voltage		-	1.0	-	V
I _{LI}	Input Leakage	GND < V _{IN} < V _{DD}	-1	-	1	μA
I _{LO}	Output Leakage	GND < V _{IN} < V _{DD} , Output Disabled	-1	-	1	μA

Notes:

- V_{ILL} (min) = -2.0V AC (pulse width < 10ns). Not 100% tested.
V_{IHH} (max) = V_{DD} + 2.0V AC (pulse width < 10ns). Not 100% tested.
- This is the limit to which V_{DD} can be lowered without losing RAM data at TA = 25°C. This parameter is periodically sampled and not 100% tested.

**IS62WVS5128GALL DC ELECTRICAL CHARACTERISTICS-II FOR POWER
(OVER THE OPERATING RANGE)**

Symbol	Parameter	Test Conditions	Grade	-30		Unit
				Typ.	Max.	
ICC	V _{DD} Dynamic Operating Supply Current	V _{DD} = Max, f = f _{MAX} , CS# = V _{IL} I _{OUT} = 0 mA	Com.	-	18	mA
			Ind.		20	
ISB2	CMOS Standby Current (CMOS Inputs)	V _{DD} = Max, f = 0 CS# ≥ V _{DD} - 0.2V VIN ≤ 0.2V or VIN ≥ V _{DD} - 0.2V	Com.	8 ⁽¹⁾	20	μA
			Ind.		40	μA

Note:

1. Typical value indicates the value for the center of distribution at V_{DD} = V_{DD} (typ), TA = 25°C

**IS62(5)WVS5128GBLL DC ELECTRICAL CHARACTERISTICS-II FOR POWER
(OVER THE OPERATING RANGE)**

Symbol	Parameter	Test Conditions	Grade	-45		-30		Unit
				Typ.	Max.	Typ.	Max.	
ICC	V _{DD} Dynamic Operating Supply Current	V _{DD} = Max, f = f _{MAX} , CS# = V _{IL} I _{OUT} = 0 mA	Com.	-	18	-	18	mA
			Ind.		20		20	
			Auto.		30		30	
ISB2	CMOS Standby Current (CMOS Inputs)	V _{DD} = Max, f = 0 CS# ≥ V _{DD} - 0.2V VIN ≤ 0.2V or VIN ≥ V _{DD} - 0.2V	Com.	8 ⁽¹⁾	20	8 ⁽¹⁾	20	μA
			Ind.		40		40	μA
			Auto.		72		72	μA

Note:

1. Typical value indicates the value for the center of distribution at V_{DD} = V_{DD} (typ), TA = 25°C

AC CHARACTERISTICS ⁽¹⁾ (OVER OPERATING RANGE)

READ/WRITE CYCLE AC CHARACTERISTICS


Parameter	Symbol	-45		-30		unit	notes
		Min	Max	Min	Max		
Clock Frequency	FCLK	-	45	-	30	MHz	
CS# Setup Time	tCSS	11	-	16	-	ns	
CS# Hold Time	tCSH	22	-	33	-	ns	
CS# Disable Time	tCSD	11	-	21	-	ns	
Data Setup Time	tDS	4.5	-	6	-	ns	
Data Hold Time	tDH	4.5	-	6	-	ns	
Clock High Time	tCKH	10	-	16	-	ns	
Clock Low Time	tCKL	10	-	16	-	ns	
Clock Delay Time	tCLD	11	-	16	-	ns	
Output Valid from Clock Low	tV	-	15	-	23	ns	
Output Hold Time	tOH	0	-	0	-	ns	1
CS# High to Output High-Z	tCHZ	-	10	-	10	ns	1
HOLD# Setup Time	tHS	4	-	10	-	ns	
HOLD# Hold Time	tHH	4	-	10	-	ns	
HOLD# Low to Output High-Z	tHZ	-	10	-	10	ns	1
HOLD# High to Output Valid	tHV	-	22	-	25	ns	

Note:


1. Not 100% tested.

TIMING DIAGRAM

Serial Input/Output Timing (SPI Mode)



HOLD Timing (SPI Mode)



ORDERING INFORMATION

IS62WVS5128GALL (1.65V - 2.2V)

Industrial Range: -40°C to +85°C

Speed (MHz)	Order Part No.	Package
30	IS62WVS5128GALL-30NLI	8-pin SOIC 150mil, Lead-free

IS62WV5128GBLL (2.7V - 3.6V)

Industrial Range: -40°C to +85°C

Speed (MHz)	Order Part No.	Package
45	IS62WVS5128GBLL-45NLI	8-pin SOIC 150mil, Lead-free
30	IS62WVS5128GBLL-30NLI	8-pin SOIC 150mil, Lead-free

Automotive Range (A3): -40°C to +125°C

Speed (MHz)	Order Part No.	Package
30	IS65WVS5128GBLL-30NLA3	8-pin SOIC 150mil, Lead-free

PACKAGE INFORMATION

8-Pin SOIC 150MIL Package (N)

