# **TOSHIBA**



TLCS-900 Series

TMP96C141BFG

**TOSHIBA CORPORATION** 

Semiconductor Company

# **Preface**

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

## \*\*CAUTION\*\*

How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts = (NMI, INTO), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE or STOP mode. (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

# **Document Change Notification**

The purpose of this notification is to inform customers about the launch of the Po-free version of the device. The introduction of a Pb-free replacement affects the datasheet. Please understand that this notification is intended as a substitute for a revision of the datasheet.

Changes to the datasheet may include the following, though not all of them may apply to this particular device.

1. Part number

Example:  $TMPxxxxxxF \rightarrow TMPxxxxxxFG$ 

All references to the previous part number were left unchanged in body text. The new part number is indicated on the prelims pages (cover page and this notification).

2. Package code and package dimensions

Example: LQFP100-P-1414-0.50C → LQFP100-P-1414-0.50F

All references to the previous package code and package dimensions were left unchanged in body text. The new ones are indicated on the prelims pages.

3. Addition of notes on lead solderability

Now that the device is Pb-free, notes on lead solderability have been added.

Ι

4. RESTRICTIONS ON PRODUCT USE

The previous (obsolete) provision might be left unchanged on page 1 of body text. A new replacement is included on the next page.

5. Publication date of the datasheet

The publication date at the lower right corner of the prelims pages applies to the new device.

2008-02-20

#### 1. Part number

Previous Part Number (in Body Text)	New Part Number
TMP96C141BF	TMP96C141BFG

### 2. Package code and dimensions

Previous Package Code (in Body Text)	New Package Code
QFP80-P-1420-0.80	QFP80-P-1420-0.80M

<sup>\*:</sup> For the dimensions of the new package, see the attached Package Dimensions diagram.

#### 3. Addition of notes on lead solderability

The following solderability test is conducted on the new device.

#### Solderability of lead free products

Test Parameter	Test Condition	Note
Solderability	Use of Sn-37Pb solder Bath Solder bath temperature = 230°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux Use of Sn-3.0Ag-0.5Cu solder bath Solder bath temperature = 245°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux (use of lead free)	Pass: Solderability rate until forming ≥ 95%

#### 4. RESTRICTIONS ON PRODUCT USE

The following replaces the "RESTRICTIONS ON PRODUCT USE" on page 1 of body text.

#### RESTRICTIONS ON PRODUCT USE

20070701-EN

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
  devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
  stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety
  in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such
  TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  - In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which
  manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility
  is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its
  use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third
  parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS
  compatibility. Please use these products in this document in compliance with all applicable laws and regulations that
  regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring
  as a result of noncompliance with applicable laws and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.


II

#### 5. Publication date of the datasheet

The publication date of this datasheet is printed at the lower right corner of this notification.

(Annex)

## Package Dimensions



### **CMOS 16-bit Microcontrollers**

### TMP96C141BF

### 1. Outline and Device Characteristics

TMP96C141BF is high-speed advanced 16-bit microcontrollers developed for controlling medium to large-scale equipment.

TMP96C141BF is housed in an 80-pin flat package.

Device characteristics are as follows:

- (1) Original 16-bit CPU
  - TLCS-90 instruction mnemonic upward compatible.
  - 16M-byte linear address space
  - General-purpose registers and register bank system
  - 16-bit multiplication / division and bit transfer/arithmetic instructions
  - High-speed micro DMA: 4 channels (1.6 μs//2 bytes @ 20 MHz)
- (2) Minimum instruction execution time: 200 ns @ 20 MHz
- (3) Internal RAM : 1 Kbyte
  - Internal ROM : None
- (4) External memory expansion
  - Can be expanded up to 16M bytes (for both programs and data).
  - Can mix 8- and 16-bit external data buses.
- (5) 8-bit timers : 2 channels
- (6) 8-bit PWM timers : 2 channels (7) 16-bit timers : 2 channels
- (8) Pattern generators : 4 bits, 2 channels
- (9) Serial interface : 2 channels
- (10) 10-bit A/D converter : 4 channels
- (11) Watchdog timer
- (12) Chip select/wait controller :3 blocks
- (13) Interrupt functions
  - 3 CPU interrupts ··· SWI instruction, priviledged violation, and Illegal instruction
  - 14 internal interrupts
    6 external interrupts
    7-level priority can be set.
- (14) I/O ports
- (15) Standby function : 3 halt modes (RUN, IDLE, STOP)

000707EBP1

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  - In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice




Figure 1 TMP96C141BF Block Diagram

## 2. Pin Assignment and Functions

The assignment of input / output pins for TMP96C141BF, their name and outline functions are described below.

### 2.1 Pin Assignment

Figure 2.1 shows pin assignment of TMP96C141BF.




Figure 2.1 Pin Assignment (80-pin QFP)

### 2.2 Pin Names and Functions

The names of input/output pins and their functions are described below. Table 2.2 Pin Names and Functions.

Pin name	Number of pins	I/O	Functions
AD0 to AD7	8	Tri-state	Address/data (lower): 0 to 7 for address/data bus
AD8 to AD15	8	Tri-state	Address data (upper): 8 to 15 for address/data bus
P20 to P27	8	I/O	Port 2: I/O port that allows selection of I/O on a bit basis (with pull-down resistor)
A0 to A7 A16 to A23		Output Output	Address: 0 to 7 for address bus Address: 16 to 23 for address bus
RD	1	Output	Read: Strobe signal for reading external memory
WR	1	Output	Write: Strobe signal for writing data on pins AD0 to 7
P32 HWR	1	I/O Output	Port 32: I/O port (with pull-up resistor) High write: Strobe signal for writing data on pins AD8 to 15
P33 WAIT	1	I/O Input	Port 33: I/O port (with pull-up resistor) Wait: Pin used to request CPU bus wait
P34 BUSRQ	1	I/O Input	Port34: I/O port (with pull-up resistor) Bus request: Signal used to request high impedance for AD0 to 15, A0 to 23, RD, WR, HWR, R/W, RAS, CSO, CS1, and CS2 pins. (For external DMAC)
P35 BUSAK	1	I/O Output	Port 35: I/O port (with pull-up resistor) Bus acknowledge: Signal indicating that AD0 to 15, A0 to 23, RD, WR, HWR, R/W, RAS, CSO, CS1, and CS2 pins are at high impedance after receiving BUSRQ. (For external DMAC)
P36 R/W	1//	I/O Output	Port 36: I/O port (with pull-up resistor) Read/write: 1 represents read or dummy cycle; 0, write cycle.
P37 RAS	1	I/O Output	Port 37: I/O port (with pull-up resistor) Row address strobe: Outputs RAS strobe for DRAM.
P40 CS0		I/O Output	Port 40: I/O port (with pull-up resistor) Chip select 0: Outputs 0 when address is within specified address area.
CASO (		Output	Column address strobe 0: Outputs CAS strobe for DRAM when address is within specified address area.

Note: With the external DMA controller, this device's built-in memory or built-in I/O cannot be accessed using the  $\overline{BUSRQ}$  and  $\overline{BUSAK}$  pins.

Pin name	Number of pins	I/O	Functions
P41 CS1 CAS1	1	I/O Output Output	Port 41: I/O port (with pull-up resistor) Chip select 1: Outputs 0 if address is within specified address area. Column address strobe 1: Outputs CAS strobe for DRAM if address is within specified address area.
P42 CS2 CAS2	1	I/O Output Output	Port 42: I/O port (with pull-down resistor) (Note) Chip select 2: Outputs 0 if address is within specified address area. Column address strobe 2: Outputs CAS strobe for DRAM if address is within specified address area.
P50 to P53 AN0 to AN3	4	Input Input	Port 5: Input port Analog input: Input to A/D converter
VREF	1	Input	Pin for reference voltage input to A/D converter
AGND	1	Input	Ground pin for A/D converter
P60 to P63 PG00 to PG03	4	I/O	Ports 60 to 63: I/O ports that allow selection of I/O on a bit basis (with pull-up resistor)  Pattern generator ports: 00 to 03
P64 to P67	4	Output I/O	Ports 64 to 67: I/O ports that allow selection of I/O on a bit basis
PG10 to PG13	4	Output	(with pull-up resistor) Pattern generator ports; 10 to 13
P70 TI0	1	I/O Input	Port 70: 1/O port (with pull-up resistor) Timer input 0: Timer 0 input
P71 TO1	1	I/O Output	Port 71: I/O port (with pull-up resistor) Timer output 1: Timer 0 or 1 output
P72 TO2	1	I/O Output	Port 72: I/O port (with pull-up resistor) PWM output 2: 8-bit PWM timer 2 output
P73 TO3	1	1/O Output	Port 73: I/O port (with pull-up resistor) PWM output 3: 8-bit PWM timer 3 output
P80 TI4 INT4	1	I/O Input Input	Port 80: I/O port (with pull-up resistor) Timer input 4: Timer 4 count/capture trigger signal input Interrupt request pin 4: Interrupt request pin with programmable rising/falling edge
P81 TI5 INT5		I/O Input Input	Port 81: I/O port (with pull-up resistor) Timer input 5: Timer 4 count/capture trigger signal input Interrupt request pin 5: Interrupt request pin with rising edge
P82 TO4	1	(I/O Output	Port 82: I/O port (with pull-up resistor) Timer output 4: Timer 4 output pin
P83 TO5	1	I/O Output	Port 83: I/O port (with pull-up resistor) Timer output 5: Timer 4 output pin

Note: Case of the settable  $\overline{CS2}$  or  $\overline{CAS2}$ ; when TMP96C141BF is bus release, this pin is not added the internal pull-down resistor but is added the internal pull-up resistor.

Pin name	Number of pins	I/O	Functions
P84 TI6 INT6	1	I/O Input Input	Port 84: I/O port (with pull-up resistor) Timer input 6: Timer 5 count/capture trigger signal input Interrupt request pin 6: Interrupt request pin with programmable rising/falling edge
P85 TI7 INT7	1	I/O Input Input	Port 85: I/O port (with pull-up resistor) Timer input 7: Timer 5 count/capture trigger signal input Interrupt request pin 7: Interrupt request pin with rising edge
P86 TO6	1	I/O Output	Port 86: I/O port (with pull-up resistor) Timer output 6: Timer 5 output pin
P87 INT0	1	I/O Input	Port 87: I/O port (with pull-up resistor) Interrupt request pin 0: Interrupt request pin with programmable level/rising edge
P90 TXD0	1	I/O Output	Port 90: I/O port (with pull-up resistor) Serial send data 0
P91 RXD0	1	I/O Input	Port 91: I/O port (with pull-up resistor) Serial receive data 0
P92 CTS0	1	I/O Input	Port 92: I/O port (with pull-up resistor) Serial data send enable 0 (Clear to Send)
P93 TXD1	1	I/O Output	Port 93: I/O port (with pull-up resistor) Serial send data 1
P94 RXD1	1	I/O Input	Port 94: I/O port (with pull-up resistor) Serial receive data 1
P95 SCLK1	1	I/O I/O	Port 95: I/O port (with pull-up resistor) Serial clock I/O 1
WDTOUT	1	Output	Watchdog timer output pin
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with falling edge. Can also be operated at rising edge by program.
CLK	1	Output	Clock output: Outputs 「X1 ÷ 4 」 clock. Pulled-up during reset.
ĒA	1	Input	External access: 0 should be inputted with TMP96C141B
ALE	$\bigcirc \nearrow$	Output	Address latch enable
RESET		Input	Reset: Initializes LSI. (With pull-up resistor)
X1/X2	2	1/0	Oscillator connecting pin
vcc	2)		Power supply pin ( + 5V) (All Vcc pins should be connected with the power supply pin.)
VSS	3	100	GND pin (0V) (All Vss pins should be connected with GND (0 V).)

Note: Pull-up/pull-down resistor can be released from the pin by software (except the RESET pin).

## 3. Operation

This section describes in blocks the functions and basic operations of TMP96C141BF device.

Check the \[ \int 7.\] Care Points and Restriction \[ \] because of the Care Points etc are described.

#### 3.1 CPU

TMP96C141BF device has a built-in high-performance 16-bit CPU (900-CPU). (For CPU operation, see TLCS-900 CPU in the previous section.)

This section describes CPU functions unique to TMP96C141BF that are not described in the previous section.

#### 3.1.1 Reset

To reset the TMP96C141BF, the RESET input must be kept at 0 for at least 10 system clocks (10 states:  $1\mu$ s with a 20 MHz system clock) within an operating voltage range and with a stable oscillation.

When reset is accepted, the CPU sets as follows:


- Program counter (PC) to 8000H.
- Stack pointer (XSP) for system mode to 100H.
- SYSM bit of status register (SR) to 1. (Sets to system mode.)
- IFF2 to 0 bits of status register to 111. (Sets mask register to interrupt level 7.)
- MAX bit of status register to 0. (Sets to minimum mode)
- Bits RFP2 to 0 of status register to 000. (Sets register banks to 0.)

When reset is released, instruction execution starts from address 8000H. CPU internal registers other than the above are not changed.

When reset is accepted, processing for built-in I/Os, ports, and other pins is as follows

- Initializes built-in I/O registers as per specifications.
- Sets port pins (including pins also used as built-in I/Os) to general-purpose input/output port mode (sets I/O ports to input ports).
- Sets the WDTOUT pin to 0. (Watchdog timer is set to enable after reset.)
- Pulls up the CLK pin to 1.
- Sets the ALE pin to 0.

## 3.2 Memory Map



Note: The start address after reset is 8000H. Resetting sets the stack pointer (XSP) on the system mode side to 100H.

Figure 3.2 Memory map

#### 3.3 Interrupts

TLCS-900 interrupts are controlled by the CPU interrupt mask flip-flop (IFF2 to 0) and the built-in interrupt controller.

TMP96C141B has altogether the following 23 interrupt sources:

- Interrupts from the CPU…3
   (Software interrupts, privileged violations, and Illegal (undefined) instruction execution)
- Interrupts from external pins (NMI, INTO, and INT4 to 7)··· 6
- Interrupts from built-in I/Os···14


A fixed individual interrupt vector number is assigned to each interrupt source; six levels of priority (variable) can also be assigned to each maskable interrupt. Non-maskable interrupts have a fixed priority of 7.

When an interrupt is generated, the interrupt controller sends the value of the priority of the interrupt source to the CPU. When more than one interrupt is generated simultaneously, the interrupt controller sends the value of the highest priority (7 for non-maskable interrupts is the highest) to the CPU.

The CPU compares the value of the priority sent with the value in the CPU interrupt mask register (IFF2 to 0). If the value is greater than that the CPU interrupt mask register, the interrupt is accepted. The value in the CPU interrupt mask register (IFF2 to 0) can be changed using the EI instruction (contents of the EI num/IFF<2:0> = num). For example, programming EI 3 enables acceptance of maskable interrupts with a priority of 3 or greater, and non-maskable interrupts which are set in the interrupt controller. The DI instruction (IFF<2:0> = 7) operates in the same way as the EI 7 instruction. Since the priority values for maskable interrupts are 0 to 6, the DI instruction is used to disable maskable interrupts to be accepted. The EI instruction becomes effective immediately after execution. (With the TLCS-90, the EI instruction becomes effective after execution of the subsequent instruction.)

In addition to the general-purpose interrupt processing mode described above, there is also a high-speed micro DMA processing mode. High-speed micro DMA is a mode used by the CPU to automatically transfer byte or word data. It enables the CPU to process interrupts such as data saves to built-in I/Os at high speed.

Figure 3.3 (1) is a flowchart showing overall interrupt processing.



## 3.3.1 General-Purpose Interrupt Processing

When accepting an interrupt, the CPU operates as follows:

(1) The CPU reads the interrupt vector from the interrupt controller. When more than one interrupt with the same level is generated simultaneously, the interrupt controller generates interrupt vectors in accordance with the default priority (which is fixed as follows: the smaller the vector value, the higher the priority), then clears the interrupt request.

- (2) The CPU pushes the program counter and the status register to the system stack area (area indicated by the system mode stack pointer).
- (3) The CPU sets a value in the CPU interrupt mask register <IFF2 to 0> that is higher by 1 than the value of the accepted interrupt level. However, if the value is 7, 7 is set without an increment.
- (4) The CPU sets the <SYSM> flag of the status register to 1 and enter the system mode.
- (5) The CPU jumps to address 8000H + interrupt vector, then starts the interrupt processing routine.

In minimum mode, all the above processing is completed in 15 states (1.5  $\mu$ s @20 MHz). In maximum mode, it is completed in 17 states.

Due Width State of Area	Interrupt processing state number				
Bus Width of stack Area	MAX mode	MIN mode			
8 bit	23	19			
16 bit	17	15			

To return to the main routine after completion of the interrupt processing, the RETI instruction is usually used. Executing this instruction restores the contents of the program counter and the status registers.

Though acceptance of non-maskable interrupts cannot be disabled by program, acceptance of maskable interrupts can. A priority can be set for each source of maskable interrupts. The CPU accepts an interrupt request with a priority higher than the value in the CPU mask register <IFF2 to 0>. The CPU mask register <IFF2 to 0> is set to a value higher by 1 than the priority of the accepted interrupt. Thus, if an interrupt with a level higher than the interrupt being processed is generated, the CPU accepts the interrupt with the higher level, causing interrupt processing to nest. The interrupt request with a priority higher than the accepted now interrupt during the CPU is processing above (1) to (5) is accepted before the 1'st instruction in the interrupt processing routine, causing interrupt processing to nest. (This is the same case of over lapped each Non-Maskable interrupt (level "7").) The CPU does not accept an interrupt

request of the same level as that of the interrupt being processed. The CPU does not accept an interrupt request of the same level as that of the interrupt being processed.

Resetting initializes the CPU mask registers <IFF2 to 0> to 7; therefore, maskable interrupts are disabled.

The addresses 008000H to 0081FFH (512 bytes) of the TLCS-900 are assigned for interrupt processing entry area.

Table 3.3 (1) TMP96C141BF Interrupt Table

Default priority	Туре	Interrupt source	Vector value "V"	Start address	High-speed micro DMA start vector
1		Reset , or SWI0 instruction	0000H	8 0 0 0 H	-
2		INTPREV : Privileged violation, or SWI1	0 0 1 0 H	8010H	-
3		INTUNDEF: Illegal instruction, or SWI2	0020H	8 0 2 0 H	-
4	Non-	SWI 3 instruction	0030H	8 0 3 0 H	-
5	maskable	SWI 4 instruction	0040H	8 0 4 0 H	-
6		SWI 5 instruction	0 0 5 0 H	8 0 5 0 H	-
7		SWI 6 instruction	0 0 6 0 H	8060H	-
8		SWI 7 instruction	0 0 7 0 H	8070H	-
9		NMI Pin	0 0 8 0 H	8080H	08H
10		INTWD : Watchdog timer	0 0 9 0 H	8090H	09H
11		INTO pin	0 0 A 0 H	80A0H	0AH
12		INT4 pin	оовон	8 0 B 0 H	0BH
13		INT5 pin	0 0 C 0 H	8 0 C 0 H	0CH
14		INT6 pin	0 0 D 0 H	8 0 D 0 H	0DH
15		INT7 pin	0 0 E 0 H	8 0 E 0 H	0EH
-	/	(Reserved)	0 0 F 0 H	8 0 F 0 H	0FH
16		INTTO : 8-bit timer0	0 1 0 0 H	8 1 0 0 H	10H
17		INTT1 : 8-bit timer1	0 1 1 0 H	8 1 1 0 H	11H
18		INTT2 : 8-bit timer2 / PWM0	0 1 2 0 H	8 1 2 0 H	12H
19	$\wedge$ $\wedge$	INTT3 : 8-bit timer3 / PWM1	0 1 3 0 H	8 1 3 0 H	13H
20	> <	INTTR4 : 16-bit timer4 (TREG4)	0 1 4 0 H	8 1 4 0 H	14H
21	Maskable	INTTR5 : 16-bit timer4 (TREG5)	0 1 5 0 H	8 1 5 0 H	15H
22		INTTR6 : 16-bit timer5 (TREG6)	0 1 6 0 H	8 1 6 0 H	16H
23		INTTR7 : 16-bit timer5 (TREG7)	0 1 7 0 H	8 1 7 0 H	17H
24		INTRX0 : Serial receive (Channel.0)	0 1 8 0 H	8 1 8 0 H	18H
25		INTTX0 : Serial send (Channel.0)	0 1 9 0 H	8 1 9 0 H	19H
26	,	INTRX1 : Serial receive (Channel.1)	0 1 A 0 H	8 1 A 0 H	1AH
27	/	INTTX1 : Serial send (Channel.1)	0 1 B 0 H	8 1 B 0 H	1BH
28		INTAD : A/D conversion completion	0 1 C 0 H	8 1 C 0 H	1CH
-		(Reserved)	0 1 D 0 H	8 1 D 0 H	1DH
-		(Reserved)	0 1 E 0 H	8 1 E 0 H	1EH
_		(Reserved)	0 1 F 0 H	8 1 F 0 H	1FH

#### 3.3.2 High-speed Micro DMA

In addition to the conventional interrupt processing, the TLCS-900 also has a high-speed micro DMA function. When an interrupt is accepted, in addition to an interrupt vector, the CPU receives data indicating whether processing is high-speed micro DMA mode or general-purpose interrupt. If high-speed micro DMA mode is requested, the CPU performs high-speed micro DMA processing.

The TLCS-900 can process at very high speed compared with the TLCS-90 micro DMA because it has transfer parameters in dedicated registers in the CPU. Since those dedicated registers are assigned as CPU control registers, they can only be accessed by the LDC (privileged) instruction.

## (1) High-speed micro DMA operation

High-speed micro DMA operation starts when the accepted interrupt vector value matches the high-speed micro DMA start vector value set in the interrupt controller. The high-speed micro DMA has four channels so that it can be set for up to four types of interrupt source.

When a high-speed micro DMA interrupt is accepted, data is automatically transferred from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented. If the value in the counter after decrementing is other than 0, high-speed micro DMA processing is completed; if the value in the counter after decrementing is 0, general-purpose interrupt processing is performed. In read-only mode, which is provided for DRAM refresh, the value in the counter is ignored and dummy read is repeated.

32-bit control registers are used for setting transfer source/destination addresses. However, the TLCS-900 has only 24 address for output. A 16M-byte space is available for the high-speed micro DMA.

There are two data transfer modes: one-byte mode and one-word mode. Incrementing, decrementing, and fixing the transfer source/destination address after transfer can be done in both modes. Therefore data can easily be transferred between I/O and memory and between I/Os. For details of transfer modes, see the description of transfer mode registers.


The transfer counter has 16 bits, so up to 65536 transfers (the maximum when the initial value of the transfer counter is 0000H) can be performed for one interrupt source by high-speed micro DMA processing.

After the data transferred by the  $\mu$ DMA function, the transfer counter was decreased.

When this counter is "0"H, the processor operates general interrupt processing. At this time, if the same channel of interrupt is required next interrupt, the transfer counter starts from 65536.

Interrupt sources processed by high-speed micro DMA processing are those with the high-speed micro DMA start vectors listed in Table 3.3 (1).


TOSHIBA



The following timing chart is a high-speed  $\mu DMA$  cycle of the Transfer Address INC rement mode (the other mode except the Read -only mode is same as this)


(Condition: MIN mode, 16bit Bus width for 16M Byte, 0 wait)

## (2) Register configuration (CPU control register)



These Control Register can not be set only "LCD cr, r" instruction.

#### (3) Transfer mode register details



This condition is 16-bit bus width and 0 wait of source / destination address space.

Note: n: corresponds to high-speed  $\mu$ DMA channels 0 to 3.

DMADn+/DMASn+: Post-increment (Increments register value after

transfer.)

DMADn -/ DMASn -: Post-decrement (Decrement register value after transfer.)

All address space (the space for system mode) can be accessed by high-speed  $\mu DMA$ . Do not use undefined codes for transfer mode control.

<Usage of read only mode (DRAM refresh)>

When the hardware configuration is as follows:

DRAM mapping size: =1MB

DRAM data bus size: =8 bits

DRAM mapping address range: = 100000H to 1FFFFFH

Set the following registers first; refresh is performed automatically.

#### Register initial value setting

LD XIX, 100000H

LDC DMASO, XIX ··· mapping start address

LD A, 00001010B

LDC DMAMO, A ··· read only mode (for DRAM refresh)

#### ② Timer setting

Set the timers so that interrupts are generated at intervals of  $62.5\mu s$  or less.

### ③ Interrupt controller setting

Set the timer interrupt mask higher than the other interrupts mask. Write the above timer interrupt vector value in the High-Speed  $\mu$ DMA start vector register, DMA0V.

## (Operation description)

The DRAM data bus is an 8-bit bus and the high-speed micro DMA is in read-only mode (4 bytes), so refresh is performed for four times per interrupt.

When a 512 refresh/8ms DRAM is connected, DRAM refresh is performed sufficiently if the high-speed micro DMA is started every  $15.625\mu s \times 4 = 62.4\mu s$  or less, since the timing is  $15.625\mu s/refresh$ .

#### (Overhead)

Each processing time by the high-speed micro DMA is  $1.8\mu s$  (18 states) @20 MHz with an 8-bit data bus.

In the above example, the micro DMA is started every  $62.5\mu s$ ,  $1.8\mu s/62.5\mu s = 0.029$ ; thus, the overhead is 2.9%.

#### (Note)

When the Bus is released ( $\overline{BUSAK}$ ="0") which must wait to accept the interrupt, DRAM refresh is not performed because of the high-speed  $\mu DMA$  is generated by an interrupt.

#### 3.3.3 Interrupt Controller

Figure 3.3.3 (1) is a block diagram of the interrupt circuits. The left half of the diagram shows the interrupt controller; the right half includes the CPU interrupt request signal circuit and the HALT release signal circuit.

Each interrupt channel (total of 20 channels) in the interrupt controller has an interrupt request flip-flop, interrupt priority setting register, and a register for storing the high-speed micro DMA start vector. The interrupt request fip-flop is used to latch interrupt requests from peripheral devices. The flip-flop is cleared to 0 at reset, when the CPU reads the interrupt channel vector after the acceptance of interrupt, or when the CPU executes an instruction that clears the interrupt of that channel (writes 0 in the clear bit of the interrupt priority setting register).

For example, to clear the INTO interrupt request, set the register after the DI instruction as follows.

 $INTEOAD \leftarrow ---- 0 --- Zero-clears the INTO Flip Flop.$ 

The status of the interrupt request flip-flop is detected by reading the clear bit. Detects whether there is an interrupt request for an interrupt channel.

The interrupt priority can be set by writing the priority in the interrupt priority setting register (eg, INTE0AD, INTE45, etc.) provided for each interrupt source. Interrupt levels to be set are from 1 to 6. Writing 0 or 7 as the interrupt priority disables the corresponding interrupt request. The priority of the non-maskable interrupt (NMI pin, watchdog timer, etc.) is fixed to 7. If interrupt requests with the same interrupt level are generated simultaneously, interrupts are accepted in accordance with the default priority (the smaller the vector value, the higher the priority).

The interrupt controller sends the interrupt request with the highest priority among the simultaneous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2 to 0> set in the Status Register by the interrupt request signal with the priority value sent; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 in the CPU SR<IFF2 to 0>. Interrupt requests where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine. When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF2 to 0>.

The interrupt controller also has four registers used to store the high-speed micro DMA start vector. These are I/O registers; unlike other high-speed micro DMA registers (DMAS, DMAD, DMAM, and DMAC), they can be accessed in either normal or system mode. Writing the start vector of the interrupt source for the high-speed micro DMA processing (see Table 3.3.(1)), enables the corresponding interrupt to be processed by high-speed micro DMA processing. The values must be set in the high-speed micro DMA parameter registers (eg, DMAS and DMAD) prior to the high-speed micro DMA processing.




Figure 3.3.3 (1) Block Diagram of Interrupt Controller

## (1) Interrupt priority setting register

						(Rea	ad-modify	-write pro	hibited.)
Symbol	Address	7	6	5	4	3	. 2	1/	0
			INT	AD			IN	то 🚺	( )Y
	007011	IADC	IADM2	IADM1	IADM0	IOC	: I0M2	10M1	10M0
TE0AD	0070H	R/W	:	W		R/W		( W/ <	\
		0	0	0	0	0	0	( ( ( )	) 0
			IN	Г5			$\geq y$	Ν4	
ITEAE	0071H	I5C	15M2	15M1	15M0	I4C	: I4M2	14M1	14M0
INTE45	007111	R/W	<u> </u>	W		R/W		_) \w	
		0	0	0	0	0 /		0	0
			IN	Г7		7	( )W	IT6	
NTE67	0072H	I7C	: I7M2	17M1	: 17M0	I6C	: 16M2	: I6M1	: I6M0
1.207	007211	R/W	<u>.</u>	W		R/W		. W	15
		0	0	0	0	( 0/ '	0	0	(0)
			INTT1 (T					Timer0)	<u> </u>
ITET10	0073H	IT1C	IT1M2		: IT1M0	ITOC	IT0M2	: ITOM1	: ITOMO
_ ]	-	R/W			: (2)	R/VV	-	W	
		0	0	0	: (0)	0	: 0	:(0/	0
			NTT3 (Time				NTT2 (Tim		
TEPW10	0074H		IPW1M2	-	: IPW TIVIO		: IPWUNIZ	///	:IPW0M0
		R/W	: 0 :	W		R/W	<u>:</u>	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	: 0
		0	0	(O)	0	0	: 0	-	: 0
		ITEC	INTTR5 (	$\overline{}$	TENAO	<it4c< td=""><td></td><td>(TREG4)</td><td>: 174840</td></it4c<>		(TREG4)	: 174840
ITET54	0075H	IT5C R/W	IT5M2	IT5M1	IT5M0	R/W	IT4M2	: IT4M1	: IT4M0
		0	0	0	: 0	0	0/	W ∷0	: 0
		- 0	: 0 : INTTR7 (		<u>: U</u>	0		: 0 (TREG6)	: 0
		IT7C	T7M2	IT7M1	: IT7M0	)J6C	: IT6M2	: IT6M1	: IT6M0
TET76	0076H	R/W	1171012	W	. 1171010	R/W	: 1101012	. 110W11	TIOIVIO
		0	0	0	. 0	0	. 0	: 0	: 0
		(7)	INT			1/2		RX0	: •
		ITX0C	JTX0M2		:ITX0M0	IRX0C			: IRX0M0
NTESO	0077H	R/W		~ w	(7/4)	R/W		W	
		0	0	0		0	. 0	0	: 0
	141		INT	TX1			INT	RX1	•
	007011	VTX1C	ITX1M2		÷ITX1M0	IRX1C			IRX1M0
ITES1	0078H	R/W		W		R/W		w	-
	>	0	0	0	. 0	0	. 0	. 0	. 0
77	\ \ \ \	$\Box$				Ц			
		-	_(/	$\rightarrow$					
()	1 5.44				Francisco :	(Mail - )			
xxM2	lxxM1	IxxM		· · · ·	Function				
0	0 /	1 (9	Pròl	hibits inte	errupt requ	iest.	,,		
0	0 (	\$ets interrupt request level to "1". Sets interrupt request level to "2".							
0	1	1			t request le				
1	Ö	0	Sets	interrup	t request le	evel to "4	· <b>"</b> .		
1	0	1	Sets	interrup	evel to "5	; <b>"</b> .			
1	1	0			t request le		<b>"</b> .		
1	1	1	Prof	nibits inte	errupt requ				_
:		Function (Read)					n (Write)		1

Clears interrupt request flag.


----- Don't care -----

0

Indicates no interrupt request.

Indicates interrupt request.

#### (2) External interrupt control



## **Setting of External Interrupt Pin Functions**

	Interrupt	Pin name		Mode	Setting method
	NIN AT			Falling edge	HMC <nmiree> = 0</nmiree>
	NMI			falling and Rising edges	IIMC <nmiree> = 1</nmiree>
١	INITO			Rising edge	IIMC <i0le> = 0, <i0ie> = 1</i0ie></i0le>
l	INTO P87		J*\	Level	IIMC <i0le> = 1, <i0ie> = 1</i0ie></i0le>
	INITA	)) <sub>P80</sub>	5	Rising edge	T4MOC <cap12m1,0> = 0,0 or 0,1 or 1,1</cap12m1,0>
	INT4 PE	7 180		Falling edge	T4MOD <cap12m1, 0=""> = 1, 0</cap12m1,>
7	INT5	P81		Rising edge	
	PAITC		K	Rising edge	T5MOC <cap34m1,0> = 0,0 or 0,1 or 1,1</cap34m1,0>
	ÎNT6 P84		7	Falling edge	T5MOD <cap34m1, 0=""> = 1, 0</cap34m1,>
l	INT7	P85	<b></b>	Rising edge	

## (3) High-speed micro DMA start vector

When the CPU reads the interrupt vector after accepting an interrupt, it simultaneously compares the interrupt vector with each channel's high-speed micro DMA start vector (bits 4 to 8 of the interrupt vector). When both match, the interrupt is processed in high-speed micro DMA mode for the channel whose value matched.

If the interrupt vector matches more than one channel, the channel with the lower channel number has a higher priority.

			Micro	DMA0 St	art Vect	or (re	ad-modify-	write is not p	oossible.)
		7	6	5	4	(3)	2	10	0
DMA0V	bit Symbol				DMA0V8	DMA0V7	DMA0V6	DMA0V5	DMA0V4
(007CH)	Read/Write					>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	w	77	>
	After reset				0//	<i>))</i> o	⟨>0		0
			Micro E	OMA1 Sta	rt Vecto	r (re	ad-modify-	write is not p	oossible.)
		7	6	5	4	3	(2/	1	0
DMA1V	bit Symbol				DMA1V8	DMA1V7	DMA1V6	DMA1V5	DMA1V4
(007DH)	Read/Write						7/ <b>w</b>		
	After reset		^		0	0	9	0	0
			Micro [	OMA2 Sta	art Vecto	or (re	ad-modify-	write is not p	possible.)
		7	6	5	4	3 //	2	1	0
DMA2V	bit Symbol		1	<i>&gt;</i>	DMA2V8	DMA2V7	DMA2V6	DMA2V5	DMA2V4
(007EH)	Read/Write	(	$C \wedge $				W		
	After reset				9	0	0	0	0
		(7)	Micro E	MA3 Sta	art Vecto	r (re	ad-modify-	write is not p	possible.)
	4	X	// 6	5	<b>4</b>	3	2	1	0
DMA3V	bit Symbol		\	M	DMA3V8	DMA3V7	DMA3V6	DMA3V5	DMA3V4
(007FH)	Read/Write		_				W		
	After reset		1		0	0	0	0	0
		\{\tau\)							

#### (4) Notes

The instruction execution unit and the bus interface unit of this CPU operate independently of each other. Therefore, if the instruction used to clear an interrupt request flag of an interrupt is fetched before the interrupt is generated, it is possible that the CPU might execute the fetched instruction to clear the interrupt request flag while reading the interrupt vector after accepting the interrupt. If so, the CPU would read the default vector 00A0H and start the interrupt processing from the address 80A0H.

To avoid this, make sure that the instruction used to clear the interrupt request flag comes after the DI instruction.

In addition, take care as the following three circuits are exceptional and demand special attention.

INTO level mode	INTO in level mode is not an edge-detect interrupt, so the interrupt request flip-flop function is canceled. The peripheral interrupt request bypasses the S input of the flip-flop, and acts as the Q output. Changing modes from edge to level automatically clears the interrupt request flag.  If the CPU enters the interrupt response sequence as a result of setting INTO from 0 to 1, INTO must be held at 1 until the interrupt response sequence is completed. If the INTO level mode is used to release a halt, INTO must be held at 1 from the time INTO changes from 0 to 1, to the time when the halt is released. (Ensure that INTO does not go back 0 due to noise before the halt is released.)  When switching modes from level to edge, any interrupt request flag set in level mode is not cleared. Accordingly, clear the interrupt request flag using the following sequence.  DI  LD (IIMC), 00H; Switches from level to edge.  LD (INTEOAD), 00H; Clears interrupt request flag.  EI
INTAÐ	The interrupt request flip-flop can only be cleared by reset or by reading the A/D conversion result register, not by an instruction.
INTRX	The interrupt request flip-flop can only be cleared by reset or by reading the serial channel receive buffer, not by an instruction.

Note: The following instructions or pin changes are equivalent to instructions that clear the interrupt request flag.

INTO : Instructions that switch to level mode after an interrupt request is

generated in edge mode.

The pin input changes from high to low after an interrupt request is

generated in level mode. ("H"  $\rightarrow$  "L")

INTAD : Instructions that read the A/D conversion result register.

INTRX: Instructions that read the receive buffer.

#### 3.4 Standby Function

When the HALT instruction is executed, the TMP96C141BF enters RUN, IDLE, or STOP mode depending on the contents of the HALT mode setting register.

- (1) RUN: Only the CPU halts; power consumption remains unchanged.
- (2) IDLE : Only the built-in oscillator operates, while all other built-in circuits halt. Power consumption is reduced to 1/10 or less than that during normal operation.
- (3) STOP: All internal circuits including the built-in oscillator halt. This greatly reduces power consumption.

The states of the port pins in STOP mode can be set as listed in Table 3.4 (1) using the I/O register WDMOD<DRVE> bit.

								$\sim$ $//\sim$	
		7	6	5	4	3	2	79/)	0
WDMOD	bit Symbol	WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	RESCR	DRVE
(005CH)	Read/Write			4(	R/	W			
	After reset	1	0	0	0	0	00	0	0
		1 : WDT	00 : 2 <sup>16</sup> /	fc	Warming	Standby mo	de )	1 : Connects	1 : Drive
		Enable	01 : 2 <sup>18</sup> /	fc	up time	00 : RUN	mode	watchdog	pin even
	Function		10:2 <sup>20</sup> /	'fc	0: 214/fc	01:STO	P mode	timer	in STOP
			11:222	ofc	1: 2 <sup>16</sup> / fc	10: IDLE	mode	output to	mode.
				ction time	1.2 /10	11 : Don		RESET pin	
			Deter	caon anne	<u>:</u>	11:001	t care	internally.	

When STOP mode is released by other than a reset, the system clock output starts after allowing some time for warming up set by the warming-up counter for stabilizing the built-in oscillator. To release STOP mode by a reset, it is necessary to allow a reset time long enough to allow the oscillator to stabilize.

To release standby mode, a reset or an interrupt is used. To release IDLE or STOP mode, only an interrupt by the  $\overline{\text{NMI}}$  or INT0 pin, or a reset can be used. The details are described below.

Note: Usually, interrupts can release all halts status. However, the interrupts = (NMI, INTO), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE or STOP mode. (In this case, an interrupt request is kept on hold internally.) If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

## Standby Release by Interrupt

Interrupt level Standby mode	Interrupt mask (IFF2 to 0) ≤ interrupt request level	Interrupt mask (IFF2 to 0) >interrupt request level
RUN	Can be released by any interrupt. After standby mode is released, interrupt processing starts. (Note)	Can only be released by INTO pin. Processing resumes from address next to HALT instruction.
IDLE	Can only be released by MMI or INTO pin. After standby mode is released, interrupt processing starts. (Note)	
STOP	↑ (Note)	1

Table 3.4 (1) Pin states in STOP mode

Pin name	1/0	96C1	41BF	96CM40 / 96PM40		
riii name	1/0	DRVE = 0	DRVE = 1	DRVE = 0	DRVE = 1	
P0 (AD0 to AD7)	Input mode / AD0 to 7 Output mode	- ×	- ×	(-)	– Output	
P1 (AD8 to AD15)	Input mode / AD8 to 15 Output mode / A8 to 15	- ×	× (7)	)) -	– Output	
P2	Input mode Output mode / A0 to 7, A16 to 23	PD* PD*	PD* Output	PD* PD*	PD* Output	
P30 (RD), P31 (WR)	Output	-	"1" Output	-	Output	
P32 to P37	Input mode Output mode	PU PU	PU Output	^((		
P40, P41	Input mode Output mode	PU*	PU Output			
P42 (CS2 / CAS2)	Input mode Output mode	PD* PD*	PD Output		$\widehat{)}$	
P5	Input		- 6	7		
P6	Input mode Output mode	PU* PU*	PU Output	$\bigcirc$		
P7	Input mode Output mode	PU* PU*	PÚ Output	·	_	
P80 to P86	Input mode Output mode	PU* PU*	PU Output			
P87 (INT0)	Input mode Output mode	PU PU	PU Output			
P9	Input mode Output mode	PU* PU*	PU Output			
NMI	Input	Input	Input			
WDTOUT	Output	Output	Output			
ALE	Output	"0"	"0"			
CLK	Output	V -	"1"			
RESET	Input	Input	Input			
ĒĀ	Input	Input	Input			
X1	Input	-	_			
X2	Output	"1"	"1"			

Input for input mode/input pin is invalid; output mode/output pin is at high impedance.

Input enable state Input Input

Input gate in operation. Fix input voltage to 0 or 1 so that input pin stays constant.

Output state Output: PU

Programmable pull-up pin. Fix the pin to avoid through current since the input gate operates when a pull-up resistor is not set.

Programmable pull-down pin. Fix the pin like a pull-up pin when a pull-down resistor is not set.

'nD Input gate disable state. No through current even if the pin is set to high impedance.

Cannot set.

Port registers are used for controlling programmable pull-up/pull-down. If a pin is also used Note: for an output function (eg, TO1) and the output function is specified, whether pull-up or pull-down is selected depends on the output function data. If a pin is also used for an input function, whether pull-up or pull-down is selected depends on the port register setting value only.

#### 3.5 Functions of Ports

The TMP96C141BF, TMP96C041BF has 47 bits for I/O ports.

These port pins have I/O functions for the built-in CPU and internal I/Os as well as general-purpose I/O port functions. Table 3.5 lists the function of each port pin.

Table 3.5 Functions of Port R: ↑ = With programmable pull-up resistor Functions of Port R: ↑ = With programmable pull-down

Port name	Pin name	Number of pins	Direction	R	Direction setting unit	Pin name for built-in function
Port2	P20 to P27	8	1/0	1	Bit	A0 to A7/A16 to A23
Port3	P32 P33 P34	1 1 1	I/O I/O I/O	<b>^ ^ ^</b>	Bit Bit Bit	HWR WAIT BUSRQ
	P35 P36 P37	1 1 1	I/O I/O I/O	$\leftarrow$	Bit Bit Bit	BUSAK R/W RAS
Port4	P40 P41 P42	1 1 1	1/0 1/0 1/0	<b>↑</b>	Bit Bit Bit	CS0 / CAS0 CS1 / CAS1 CS2 / CAS2
Port5	P50 to P53	4	Input (	6	(Fixed)	ANO to AN3
Port6	P60 to P67	8	I/Q	1	Bit	PG00 to PG03, PG10 to PG13
Port7	P70 P71 P72 P73	1 1 1	I/O I/O I/O I/O	$\uparrow \uparrow \uparrow \uparrow \uparrow$	Bit Bit Bit Bit	TI0 TO1 TO2 TO3
Port8	P80 P81 P82 P83 P84 P85 P86 P87	1 1 1 1 1 1	1/0 1/0 1/0 1/0 1/0 1/0 1/0		Bit Bit Bit Bit Bit Bit Bit Bit	TI4/INT4 TI5/INT5 TO4 TO5 TI6/INT6 TI7/INT7 TO6 INT0
Port9	P90 P91 P92 P93 P94 P95	1 1 1	99999	<b>^ ^ ^ ^ ^ ^ ^ ^</b>	Bit Bit Bit Bit Bit Bit	TXD0 RXD0 CTS0/SCLK0 TXD1 RXD1 SCLK1

## I/O port Setting

X : Don't care

Port	Pin Name Port (I/O) or Function		1/	O Registe	er
				PnCR	PnFC
Port 2	P2 (0 : 7)	Input Port (No Pull-down)	1	((0))	
		Input Port (With Pull-down)	0		/ –
		Output Port	×(	7/1	
		A (0 : 7) Output	1(\)	( )0	1
		A (16: 23) Output	ZXL	$\searrow_1$	0
Port 3	P3 (2:7)	Input Port (No Pull-up)	0	0	0
		Input Port (With Pull-up)		0	0
		Output Port	X	1	6
	P32	HWR Output	×	1	(1)
	P33	WAIT Input (No Pull-up)	0	0 ^	
		WAIT Input (With Pull-up)	√ 1	0	
	P34	BUSRQ Input (No Pull-up)	0 <	, d (	
		BUSRQ Input (With Pull-up)	1	(Q)	//1))
	P35	BUSAK Output	×	_1/	
	P36	R/W Output	× (/	~/_1\	1
	P37	RAS Output	×	(1)	1
Port 4	P4 (0 : 1)	Input Port (No Pull-up)	0	<b>~</b> 0	0
		Input Port (With Pull-up)	((1//<	0	0
		Output Port	X	/ 1	0
	P42	Input Port (No Pull-down)	1	0	0
		Input Port (With Pull-down)	/ 0	0	0
		Output Port	/*	1	0
	P40 CSO Output (Note 1)		\/x	1	1
	P41 CS1 Output (Note 1)		×	1	1
	P42 C\$2 Output (Note 1)		×	1	1
Port 5	P5 (0 : 3)	Input Port	×		
		AN (0 : 3) Input (Note 2)	×		_
Port 6	P6 (0 : 7)	Input Port (No Pull-up)	0	0	0
/		Input Port (With Pull-up)	1	0	0
		Output Port	×	1	0
	V/ -	PGn Output	×	1	1
Port 7	P7 (0 : 3)	Input Port (No Pull-up)	0	0	0
		Input Port (With Pull-up)	1	0	0
<\/>/>		Output Port	×	1	0
7/	P70	TIO Input (No Pull-up)	0	0	
		TIO Input (With Pull-up)	1	0	
	P71	TO1 Output	×	1	1
	P72	TO2 Output	×	1	1
	P73/>	TO3 Output	×	1	1

Note 1: The function of P40 to P42 (CSO to CS2, CASO to CAS2) is selected using CS/WAIT control register BnCS < BnCAS >.

Note 2: Select the input channels for the A/D converter in ADMOD < ADCHn >.

Port	Pin Name	Port (I/O) or Function	1/	O Registe	er
			Pn (	PnCR	PnFC
Port 8	P8 (0 : 7)	Input Port (No Pull-up)	0	0	0
		Input Port (With Pull-up)	1	0	0
		Output Port	×	(1)	√ 0
	P80	TI4/INT4 Input (No Pull-up)	0		_
		TI4/INT4 Input (With Pull-up)	1((/	/ <b>\^</b> 0	
	P81	TI5/INT5 Input (No Pull-up)	0\`	0	_
		TI5/INT5 Input (With Pull-up)		0	
	P84	TI6/INT6 Input (No Pull-up)	(0)	0	_
		TI6/INT6 Input (With Pull-up)	7	0	
	P85	TI7/INT7 Input (No Pull-up)	0	0	
		TI7/INT7 Input (With Pull-up)	$\rightarrow$	0 <	
	P82	TO4 Output	×	1 📝	//
	P83	TO5 Output	×		
	P86	TO6 Output	× 🛇		///
	P87	INTO Input (No Pull-up)	0	(Q)	10/
	(Note 3)	INTO Input (With Pull-up)	1 /	> 0\	
Port 9	P9 (0 : 5)	Input Port (No Pull-up)	0 ( (	0	0
		Input Port (With Pull-up)	1	~_Ó/	0
		Output Port	(X)	$\checkmark$ 1	0
	P90	TXD0 Output	(\ <b>x</b> / )	) 1	1
	P93	TXD1 Output	×	1	1
	P91	RXD0 Input (No Pull-up)	//0	0	_
		RXD0 Input (With Pull-up)	) 1	0	
	P94	RXD1 Input (No Pull-up)	//0	0	_
		RXD1 Input (With Pull-up)	<b>√</b> 1	0	
	P92	SCLK0 Output	×	1	1
		CTS0/SCLK0 Input (No Pull-up)	0	0	0
		CTS0/SCLK0 Input (With Pull-up)	1	0	0
	P95 SCLK1 Output		×	1	1
		SCLK1 Input (No Pull-up)	0	0	0
/	(/ ) ) _ \	SCLK1 Input (With Pull-up)	1	0	0

Note 3: When P87 pin is used as INTO pin, set IIMC<I0IE>to "1". (input enable)



Resetting makes the port pins listed below function as general-purpose I/O ports.

I/O pins programmable for input or output function as input ports.

To set port pins for built-in functions, a program is required.

#### Bus release function

TMP96C141B has the internal pull-up and pull-down resistors to fix the bus control singnals at bus release.

Show the table 3.5 (1) of pin condition at bus release ( $\overline{BUSAK} = 0$ ).

Table 3.5 (1) The condition of pins at the bus release ( $\overline{BUSAK} = "L"$ )

	the status of pins at bus release					
pin name	port mode	function mode				
AD0 to AD7 AD8 to AD15		these pins are "Hz".				
RD WR		these pins are "Hz" ("Hz" status after these pins drived high level)				
P32 (HWR) P37 (RAS)	The status is no change. (these pins are not "Hz".)	The output buffer is "OFF" after these pins drived high. These pins are added the internal resistor of pull-up. It's no relation for the value of output latch.				
P36 (R/W) P40 (CS0/CAS0) P41 (CS1/CAS1)		1				
P42 (CS2/CAS2)	1, (7/1)	(*) ↑				
P20 to P27 (A16 to 23)		The output buffer is "OFF" after these pins drived low. These pins are added the internal resistor of pull-down. It's no relation for the value of output latch.				

(\*) P42 has the resistor of programmable pull-down, but when the bus are released, P42 pin is added a resistor of pull-up.

That is, when it is used for bus release (BUSAK = 0), the pins of below need pull-up or pull-down resistor for an external circuit.

AD0 to AD7

AD8 to AD15

 $\overline{\mathsf{RD}}$ 

 $\overline{WR}$ 

Case of the bus release function; show a sample of external bus interface in the Fig.3.5.

When the bus is released, both internal memory and internal I/O can not be accessed. But the internal I/O continues to run. So, the watchdog timer also continues to run. Therefore, be care about bus releasing time and set the detection time of WDT.




Fig. 3.5 Example of the interface circuit (The case of using bus releasing function)

### 3.5.1 Port 2 (P20 to P27)

Port 2 is an 8-bit general-purpose I/O port. I/O can be set on bit basis using the control register P2CR and function register P2FC. Resetting resets all bits of output latch P2, control register P2CR and function register P2FC to 0. It also sets Port 2 to input mode and connects a pull-down resistor. To disconnect the pull-down resistor, write 1 in the output latch.

In addition to functioning as a general-purpose I/O port, Port 2 also functions as an address data bus (A0 to 7) and an address bus (A16 to 23). Setting to address bus, set P2CR and P2FC register in a row.




Figure 3.5 (1) Port 2

# Port 2 Register

P2 (0006H)

	7	6	5	4	3	2	1	0
bit Symbol	P27	P26	P25	P24	P23	P22	P21	P20
Read/Write	R/W							
After reset	Input mode (Output latch register is cleared to "0".)							

# **Port 2 Control Register**

P2CR (0008H)

		7	6	5	4	3	2		0	
ı	bit Symbol	P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C	
)	Read/Write				,	w				
١	After reset	0	0	0	0	0 4	0	0	0	
ı	Function	< <see below.="" p2fc="">&gt;</see>								

## **Port 2 Function Register**

P2FC (0009H)

		7	6	5	4 3	2	9			
	bit Symbol	P27F	P26F	P25F	P24F P23F	P22F P21F	P20F			
)	Read/Write									
	After reset	0	0	0	0 0	0 0	0			
	Function		P2FC/P2CR = 00 : IN, 01 : QUT, 10 : A7 to 0, 11 : A23 to 16							

 Read-modify-write is prohibited for registers P2CR and P2FC.

 Read-modify-write is prohibited for controlling ON/OFF of the pull-down resistor for register P2. Port 2 function setting

P2FC <p2xf> P2CR <p2xc></p2xc></p2xf>	0	1
	Input	address bus (A7 to 0)
1	Output	address bus (A23 to 16)

Note: <P2XF > is bit X in register P2FC; <P2XC >; in register P2CR.
To set as an address bus A23 to 16, set P2FC after setting P2CR.


Figure 3.5 (2) Registers for Port 2

### 3.5.2 Port 3 (P30 to P37)

Port 3 is an 6-bit general-purpose I/O port.

I/O can be set on a bit basis. I/O is set using control register P3CR and function register P3FC. Resetting resets all bits of output latch P3 to 1, control register P3CR (bits 0 and 1 are unused) and function register P3FC (bit 3 is unused) to 0. Resetting also sets P32 to P37 to input mode, and connects a pull-up resistor.

In addition to functioning as a general-purpose I/O port, Port 3 also functions as an I/O for the CPU's control/status signal.







Figure 3.5 (4) Port3 (P33, P34)



Note: When P33/WAIT pin is used as a WAIT pin, set P3CR < P33C > to "0" and Chip Select / WAIT control register < BnW1, 0 > to "10".

Figure 3.5 (5) Registers for Port 3

### 3.5.3 Port 4 (P40 to P42)

Port 4 is a 3-bit general-purpose I/O port. I/O can be set on a bit basis using control register P4CR and function register P4FC. Resetting does the following:

- Sets the P40 and P42 output latch registers to 1.
- Resets all bits of the P42 output latch register, the control register P4CR, and the function register P4FC to 0.
- Sets P40 and P41 to input mode and connects a pull-up resistor.
- Sets P42 to input mode and connects a pull-down resistor.

In addition to functioning as a general-purpose I/O port, Port 4 also functions as a chip select output signal (CSO to CS2 or CASO to CAS2).





Figure 3.5 (6) Port 4



Note: To output chip select signal (CSO/CASO to CSZ/CASO), set the corresponding bits of the control register P4CR and the function register P4FC.

The B0CS, B1CS, and B2CS registers of the chip select/wait controller are used to select the CS/CAS function.

Figure 3.5 (7) Registers for Port 4

290591

## 3.5.4 Port 5 (P50 to P53)

Port 5 is a 4-bit input port, also used as an analog input pin.




Figure 3.5 (8) Port 5

Port 5 Register

Р5 (000DH)


		7	6 5	4	3 2	/ 1	0
	bit Symbol			<b>5</b>	P53 P52	P51	P50
)	Read/Write		(			R	
	After reset			<	Inp	out mode	


Note: The input channel selection of A/D Converter is set by A/D Converter mode register ADMOD.

Figure 3.5 (9) Registers for Port 5

### 3.5.5 Port 6 (P60 to P67)

Port 6 is an 8-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets Port 6 as an input port and connects a pull-up resistor. It also sets all bits of the output latch to 1. In addition to functioning as a general-purpose I/O port, Port 6 also functions as a pattern generator PGO/PG1 output. PG0 is assigned to P60 to P63; PG1, to P64 to P67. Writing 1 in the corresponding bit of the port 6 function register (P6FC) enables PG output. Resetting resets the function register P6FC value to 0, and sets all bits to ports.





### 3.5.6 Port 7 (P70 to P73)

Port 7 is a 4-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets Port 7 as an input port and connects a pull-up resistor. In addition to functioning as a general-purpose I/O port, Port 70 also functions as an input clock pin TIO; Port 71 as an 8-bit timer output (TO1), Port 72 as a PWM0 output (TO2), and Port 73 as a PWM1 output (TO3) pin. Writing 1 in the corresponding bit of the Port 7 function register (P7FC) enables output of the timer. Resetting resets the function register P7FC value to 0, and sets all bits to ports.




Figure 3.5 (12) Port 7





Figure 3.5 (13) Registers for Port 7


### 3.5.7 Port 8 (P80 to P83)

Port 8 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis. Resetting sets Port 8 as an input port and connects a pull-up resistor. It also sets all bits of the output latch register P8 to 1. In addition to functioning as a general-purpose I/O port, Port 8 also functions as an input for 16-bit timer 4 & 5 clocks, an output for 16-bit timer F/F 4, 5, & 6 output, and an input for INTO. Writing 1 in the corresponding bit of the Port 8 function register (P8FC) enables those functions. Resetting resets the function register P8FC value to 0 and sets all bits to ports.



# (2) P87 (INT0)

Port 87 is a general-purpose I/O port, and also used as an INT0 pin for external interrupt request input.






Figure 3.5 (16) Registers for Port 8

## 3.5.8 Port 9 (P90 to P95)

Port 9 is a 6-bit general-purpose I/O port. I/Os can be set on a bit basis.

Resetting sets Port 9 to an input port and connects a pull-up resistor.

It also sets all bits of the output latch register to 1.

In addition to functioning as a general-purpose I/O port, Port 9 can also function as an I/O for serial channels 0 and 1. Writing 1 in the corresponding bit of the port 9 function register (P9FC) enables this function.

Resetting resets the function register value to 0 and sets all bits to ports.

## (1) Port 90 and 93 (TXD0/TXD1)

Ports 90 and 93 also function as serial channel TXD output pins in addition to I/O ports.

They have a programmable open drain function




Figure 3.5 (17) Ports 90 and 93

# (2) Ports 91 and 94 (RXD0, 1)

Ports 91 and 94 are I/O ports, and also used as RXD input pins for serial channels.





Figure 3.5 (18) Ports 91 and 94


# (3) Port 92 (CTSO/SCLKO)


Port 92 is an I/O port, and also used as a CTSO input pin for serial channel 0.



# (4) Port 95 (SCLK1)

Port 95 is a general-purpose I/O port. It is also used as an SCLK1 I/O pin for serial channel 1.





Note: To set the TxD pin to open drain, write 1 in bit 0 (for TxD0 pin) or bit 1 (for TxD1 pin) of the ODE register.

P91/RXD0, P94/RXD1 pins do not have a register changing PORT/FUNCTION. Therefore this is the same as P70/TI0 pin.

Figure 3.5 (21) Registers for Port 9

### 3.6 Chip Select / Wait Control

TMP96C141B has a built-in chip select / wait controller used to control chip select  $(\overline{CS0}$  to  $\overline{CS2}$  pins), wait  $(\overline{WAIT}$  pin), and data bus size (8 or 16 bits) for any of the three block address areas.

### 3.6.1 Control Registers

Table 3.6.(1) shows control registers.

One block address areas are controlled by 1-byte CS/WAIT control registers (B0CS, B1CS, and B2CS). Registers can be written to only when the CPU is in system mode (there are two CPU modes: system and normal). The reason is that the settings of these registers have an important effect on the system.

#### (1) Enable

Control register bit 7 (B0E, B1E, and B2E) is a master bit used to specify enable (1) / disable (0) of the setting.

Resetting sets B0E and B1E to disable (0) and B2E to enable (1).

## (2) System only specification

Control resgister bit 6 (B0SYS, B1SYS, and B2SYS) is used to specify enable / disable of the setting depending on the CPU operating mode (system or normal). Setting this bit to 0 enables setting (Address space for  $\overline{\text{CS}}$ , Wait state, Bus size, etc.) regardless of the CPU operating mode; setting it to 1 enables setting in system mode but disables setting in normal mode.

Resetting clears bit 6 to 0.

Bit 6 is mainly used when external memory data should not be accessed in normal mode (ie, for system mode only memory data for the operating system).

# (3) CS/CAS Waveform select

Control register bit 5 (B0CAS, B1CAS, and B2CAS) is used to specify waveform mode output from the chip select pin ( $\overline{CS0}/\overline{CAS0}$  to  $\overline{CS2}/\overline{CAS2}$ ). Setting this bit to 0 specifies  $\overline{CS0}$  to  $\overline{CS2}$  waveforms; setting it to 1 specifies CAS0 to CAS2 waveforms.

Resetting clears bit 5 to 0.

#### (4) Data bus size select

Bit 4 (B0BUS, B1BUS, and B2BUS) of the control register is used to specify data bus size. Setting this bit to 0 accesses the memory in 16-bit data bus mode; setting it to 1 accesses the memory in 8-bit data bus mode.

Changing data bus size depending on the access address is called dynamic bus sizing. Table 3.6 (2) shows the details of the bus operation.

### (5) Wait control

Control register bits 3 and 2 (B0W1,0; B1W1,0; B2W1,0) are used to specify the number of waits. Setting these bits to 00 inserts a 2-state wait regardless of the  $\overline{WAIT}$  pin status. Setting them to 01 inserts a 1-state wait regardless of the  $\overline{WAIT}$  status. Setting them to 10 inserts a 1-state wait and samples the  $\overline{WAIT}$  pin status. If the pin is low, inserting the wait maintains the bus cycle until the pin goes high. Setting them to 11 completes the bus cycle without a wait regardless of the  $\overline{WAIT}$  pin status.

Resetting sets these bits to 00 (2-state wait mode).

### (6) Address area specification

Control register bits 1 and 0 (B0C1,0; B1C1,0; B2C1,0) are used to specify the target address area. Setting these bits to 00 enables settings (CS output, Wait state, Bus size, etc.) as follows:

- \* CS0 setting enabled when 7F00H to 7FFFH is accessed.
- \* CS1 setting enabled when 480H to 7FFFH is accessed.
  CS1 setting enable when 80H to 7FFFH is accessed for the TMP96C041B, which does not have a built-in RAM.
- \* CS2 setting enabled when 8000H to 3FFFFFH is accessed.
  CS2 setting enabled when 10000H to 3FFFFFH is accessed for the TMP96CM40/TMP96PM40, which has built-in 32 Kbyte ROM/PROM..

Setting bits to 01 enables setting for all CS's blocks and outputs a low strobe signal ( $\overline{\text{CS0}/\text{CAS0}}$  to  $\overline{\text{CS2}/\text{CAS2}}$ ) from chip select pins when 400000H to 7FFFFH is accessed. Setting bits to 10 enables them 800000H to BFFFFFH is accessed. Setting bits to 11 enables them when C00000H to FFFFFFH is accessed.

Table 3.6 (1) Chip select / wait control register

Code	Name	Address	7	6	5	4	3	2	1	0
			B0E	BOSYS	B0CAS	BOBUS	B0W1	B0W0	B0C1	B0C0
			W	W	W	W	W	W	W	W
	Block0		0	0	0	0	0	0 (	0	0
B0CS	CS/WAIT	0068H	1:	1:	0:	0:16bit	00: 2W	AIT \	00: 7F00H	l to 7FFFH 🛭
	control		CS/CAS	SYSTEM	CS0	Bus	01: 1W	AIT >	01: 40000	0H to
	register		Enable	only	1:	1:8bit	10: 1W	A(T/+/n\\	10: 80000	0H to
					CASO	Bus	11: 0W	ait <i>//</i>	11: C0000	0H to
		0069Н	B1E	B1SYS	B1CAS	B1BUS	B1W1	B1W0	B1C1	B1C0
	Block1		W	W	W	W	W	W	W	W
			0	0	0	0	Ó	) 70	0	0
B1CS	CS/WAIT		1:	1:	0:	0:16bit	00: 2W	Al7	*00: 480H	to 7FFFH
	control register		CS/CAS	SYSTEM	CS1	Bus	01: 1W	AIT	01: 4000	90H to
			Enable	only	1:	1:8bit<	\10: 1W	AIT + n	10: 8000	00H to
					CAS1	Bus_	11: 0W	AIT	11: C000	00H to
			B2E	B2SYS	B2CAS	B2BU\$	B2W1	B2W0 /	B2C1	B2C0
	_		W	8	V	W//	) W	\ <b>V</b>	( )W _	W
	Block2		1	0	0	0	0	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0	0
B2CS	CS/WAIT	006AH	1:	1:	0:	0:16bit	00: 2W	AIT \	00;8000	OH to
	control		CS/CAS	SYSTEM	CS2	Bus	01: 1W	AIT 📄	01: 4000	000H to
	register		Enable	only	1: ((	1:8bit	10: 1W	A/T + n	10: 8000	000H to
				Í	CAS2	Bus	11: 0W	AIT	) 11: C00	000H to

Note: With only block 2, enable (16-bit data bus, 2-wait mode) after reset.

Table 3.6 (2) Dynamic bus sizing

Operand data	Operand start	Memory data	CPU address	CPU	data
size	address	size	Ci o address	D15 to D8	D7 to D0
8 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
	(even number)	16 bits	2n + 0	xxxxx	b7 to b0
	2n + 1	9 bits	2n+1	xxxxx	b7 to b0
	(odd number)	16 bits	2n+1	b7 to b0	xxxxx
16 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
/	(even number)		2n + 1	xxxxx	b15 to b8
//		16 bits	2n + 0	b15 to b8	b7 to b0
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0
	(odd number)		2n + 2	xxxxx	b15 to b8
		16 bits	2n + 1	b7 to b0	xxxxx
$\wedge \wedge$			2n + 2	xxxxx	b15 to b8
32 bits	≥ 2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
· ·	(even number)	( )	2n + 1	xxxxx	b15 to b8
	<	71	2n + 2	xxxxx	b23 to b16
			2n + 3	xxxxx	b31 to b24
	$\rightarrow$ ( $\bigcirc$	16 bits	2n + 0	b15 to b8	b7 to b0
		))	2n + 2	b31 to b24	b23 to b16
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0
	(odd number)		2n + 2	xxxxx	b15 to b8
$\vee$			2n + 3	xxxxx	b23 to b16
			2n + 4	xxxxx	b31 to b24
		16 bits	2n + 1	b7 to b0	xxxxx
			2n + 2	b23 to b16	b15 to b8
			2n + 4	xxxxx	b31 to b24

xxxxx : During a read, data input to the bus is ignored. At write, the bus is at high impedance and the write strobe signal remains non-active.


### 3.6.2 Chip Select Image

An image of the actual chip select is shown below. Out of the whole memory area, address areas that can be specified are divided into four parts. Addresses from 000000H to 3FFFFFH are divided differently: 7F00H to 7FFFH is specified for CS0; 480H to 7FFFH, for CS1; and 8000H to 3FFFFFH, for CS2. The reason is that a device other than ROM (ie, RAM or I/O) might be connected externally.

7F00H to 7FFFH (256 bytes) for CS0 are mapped mainly for possible expansions to external I/O.

480H to 7FFFH (approx. 31 Kbytes) for CS1 are mapped there mainly for possible extensions to external RAM.

8000H to 3FFFFFH (approx. 4 Mbytes) for CS2 are mapped mainly for possible extensions to external ROM. After reset, CS2 is enabled in 16-bit bus and 2-wait. With the TMP96C141B, which does not have a built-in ROM, the program is externally read at address 8000H in this setting (16-bit bus, 2-wait). With the TMP96CM40/TMP96PM40, which has a built-in ROM, addresses from 8000H to FFFFFH are used as the internal ROM area; CS2 is disabled in this area. After reset, the CPU reads the program from the built-in ROM in 16-bit bus, 0-wait mode.



Supplement 1: Access priority is highest for built-in I/O, then built-in memory, and lowest for the chip select/wait controller.

Supplement 2: External areas other than  $\overline{\text{CS0}}$  to  $\overline{\text{CS2}}$  are accessed in 16-bit data bus ( 0 wait) mode.

When using the chip select/wait controller, do not specify the same address area more than once. (However, when addresses 7F00H to 7FFFH for CS1 are specified, in other words, specifications overlap, only the CS0 setting/pin is active.)

Note: When the bus is released (BUSAK="0"), CSO to CS2 pins are also released (the output buffer is OFF). Refer to \[ \cap \] Note about the bus release \] in 3.5 Functions of Ports about the state of pins.

### 3.6.3 Example of Usage

Figure 3.6 (1) is an example in which an external memory is connected to the TMP96C141B. In this example, a ROM is connected using 16 bit Bus; a RAM is connected using 8 bit Bus.




Figure 3.6 (1) Example of External Memory Connection (ROM = 16 bits, RAM & I/O = 8 bits)

Resetting sets pins  $\overline{CSO}$  to  $\overline{CSO}$  to input port mode.  $\overline{CSO}$  and  $\overline{CSO}$  are set high due to an internal pull-up resistor;  $\overline{CSO}$ , low due to an internal pull-down resistor. The program used to set these pins is as follows.

```
^0ÉH
P4CR
      EQU
P4FC
       EQU
               10H
BOCS EQU
               68H
B1CS
       EØU
               69H
B2CS
       EQU
               6AH
LD
       (BOCS), 90H
                         ; CS0 = 8 bits, 2WAIT, 7F00H to 7FFFH
                         ; CS1 = 8 bits, 0WAIT, 480H to 7EFFH
LD
       (B1CS), 9CH
                         ; CS2 = 16 bits, 1WAIT, 8000H to 3FFFFFH
LD
       (B2CS),84H
       (P4CR), 07H
LD
                           CSO, CS1, CS2 output mode setting
LD
       (P4FC), 07H
```

### 3.6.4 How to Start with an 8-bit Data Bus

Resetting sets the  $\overline{\text{CS2}}$  pin low due to an internal pull-down resistor; memory access starts in 16-bit data bus (2-wait) mode. To start in 8-bit data bus mode, a special operation is required. Operation is as described in the example below.


 B2CS
 EQU
 6AH
 ; CS2 register address

 ORG
 8000H
 ; RESET address

 LDX
 (B2CS), 9CH
 ; CS2 8bit, 0WAIT, 8000H to

After reset, the program reads the LDX(B2CS),9CH instruction in 16-bit data bus mode. LDX is a 6-byte instruction: the 2nd, 4th, and 6th bytes are handled as dummies (ie, only codes in the 1st, 3rd, and 5th bytes are actually used). Even if starting in 8-bit data bus mode, it is possible to program so that the LDX instruction is executed and the CS 2 area (8000H - 3FFFFFH) is accessed in 8-bit data bus mode without any problem.

The above program does not include setting the P42/CS2 pin to output; add a program to set the P4CR and P4FC registers as required.



### 3.7 8-bit Timers

TMP96C141B has two 8-bit timers (timers 0 and 1), each of which can be operated independently. The cascade connection allows these timers to be used as 16-bit timer. The following four operating modes are provided for the 8-bit timers.

- 8-bit interval timer mode (2 timers)
- 16-bit interval timer mode (1 timer)
- 8-bit programmable square wave pulse generation (PPG: variable duty with variable cycle) output mode (1 timer)
- 8-bit pulse width modulation (PWM: variable duty with constant cycle) output mode (1 timer)

Figure 3.7 (1) shows the block diagram of 8-bit timer (timer 0 and timer 1).

Each interval timer consists of an 8-bit up-counter, 8-bit comparator, and 8-bit timer register. Besides, one timer flip-flop (TFF1) is provided for pair of timer 0 and timer 1.

Among the input clock sources for the interval timers, the internal clocks of  $\phi$ T1,  $\phi$ T4,  $\phi$ T16, and  $\phi$ T256 are obtained from the 9-bit prescaler shown in Figure 3.7 (2).

The operation modes and timer flip-flops of the 8-bit timer are controlled by three control registers TMOD, TFFCR, and TRUN.






Figure 3.7 (1) Block Diagram of 8-bit Timers (Timers 0 and 1)

## 1 Prescaler

This 9-bit prescaler generates the clock input to the 8-bit timers, 16-bit timer/event counters, and baud rate generators by further dividing the fundamental clock (fc) after it has been divided by 4 (fc/4).

Among them, 8-bit timer uses 4 types of clock:  $\phi T1$ ,  $\phi T4$ ,  $\phi T16$ , and  $\phi T256$ .

This prescaler can be run or stopped by the timer operation control register TRUN<PRRUN>. Counting starts when <PRRUN> is set to "1", while the prescaler is cleared to zero and stops operation when <PRRUN> is set to "0". Resetting clears <PRRUN> to "0", which clears and stops the prescaler.




Figure 3.7 (2) Prescaler

## 2 Up-counter

This is an 8-bit binary counter which counts up by the input clock pulse specified by TMOD.

The input clock of timer 0 is selected from the external clock from TI0 pin and the three internal clocks  $\phi$ T1 (8/fc),  $\phi$ T4 (32/fc), and  $\phi$ T16 (128/fc), according to the set value of TMOD register.

The input clock of timer 1 differs depending on the operation mode. When set to 16-bit timer mode, the overflow output of timer 0 is used as the input clock. When set to any other mode than 16-bit timer mode, the input clock is selected from the internal clocks  $\phi$ T1 (8/fc),  $\phi$ T16 (128/fc), and  $\phi$ T256 (2048/fc) as well as the comparator output (match detection signal) of timer 0 according to the set value of TMOD register.

Example: When TMOD<T10M1,0>=01, the overflow output of timer 0 becomes the input clock of timer 1 (16-bit timer mode).

When TMOD < T10M1,0> = 00 and TMOD < T1CLK1,0> = 01,  $\phi$  T1 (8/fc) becomes the input of timer 1 (8bit timer mode).

Operation mode is also set by TMOD register. When reset, it is initialized to TMOD<T01M1, 0>=00 whereby the up-counter is placed in the 8-bit timer mode.

The counting and stop & clear of up-counter can be controlled for each interval timer by the timer operation control register TRUN. When reset, all up-counters will be cleared to stop the timers.

# 3 Timer register

This is an 8-bit register for setting an interval time. When the set value of timer registers TREGO, TREG1, matches the value of up-counter, the comparator match detect signal becomes active. If the set value is 00H, this signal becomes active when the up-counter overflows.

Timer register TREG0 is of double buffer structure, each of which makes a pair with register buffer.

The timer flip-flop controll register TFFCR<DBEN> bit controls whether the double buffer structure in the TREG0 should be enabled or disabled. It is disabled when <DBEN>=0 and enabled when they are set to 1.

In the condition of double buffer enable state, the data is transferred from the register buffer to the timer register when the  $2^n-1$  overflow occurs in PWM mode, or at the PPG cycle in PPG mode. Therefore, during timer mode, the double buffer can not be used.

When reset, it will be initialized to  $\langle DBEN \rangle = 0$  to disable the double buffer. To use the double buffer, write data in the timer register, set  $\langle DBEN \rangle$  to 1, and

write the following data in the register buffer.




Figure 3.7 (3) Configuration of Timer Register 0

Note: Timer register and the register buffer are allocated to the same memory address. When <DBEN>=0, the same value is written in the register buffer as well as the timer register, while when <DBEN>=1 only the register buffer is written.

The memory address of each timer register is as follows.

TREG0: 000022H

TREG1: 000023H

All the registers are write-only and cannot be read.

## 4 Comparator

A comparator compares the value in the up-counter with the values to which the timer register is set. When they match, the up-counter is cleared to zero and an interrupt signal (INTTO, INTT1) is generated. If the timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

# 5 Timer flip-flop (timer F/F: TFF1)

The status of the timer flip-flop is inverted by the match detect signal (comparator output) of each interval timer and the value can be output to the timer output pins TO1 (also used as P71).

A timer F/F is provided for a pair of timer 0 and timer 1 and is called TFF1. TFF1 is output to TO1 pin.

7 4 3 2 0 6 5 1 TRUN bit Symbol PRRUN T5RUN T4RUN P1RUN P0RUN TÎRUN T0RUN (0020H)Read/Write R/W R/W After reset 0 0 0 Prescaler & Timer Run/Stop CONTROL Function 0: Stop & Clear 1: Run (Count up)

## Count Operation

0	Stop and clear
1 <	Count

PRRUN : Operation of prescaler

T5RUN : Operation of 16-bit timer (timer5)
T4RUN : Operation of 16-bit timer (timer4)

P1RUN : Operation of PWM timer (PWM1/timer3)
P0RUN : Operation of PWM timer (PWM0/timer2)

T1RUN : Operation of 8-bit timer (timer1)
T0RUN : Operation of 8-bit timer (timer0)

Figure 3,7 (4) Timer Operation Control Register (TRUN)




Figure 3.7 (5) Timer Mode control Register (TMOD)




Figure 3.7 (6) Timer Flip-flop Control Register (TFFCR)

The operation of 8-bit timers will be described below:

#### (1) 8-bit timer mode

Two interval timers 0, 1, can be used independently as 8-bit interval timer. All interval timers operate in the same manner, and thus only the operation of timer 1 will be explained below.

## ① Generating interrupts in a fixed cycle

To generate timer 1 interrupt at constant intervals using timer 1 (INTT1), first stop timer 1 then set the operation mode, input clock, and a cycle to TMOD and TREG1 register, respectively. Then, enable interrupt INTT1 and start the counting of timer 1.

Example: To generate timer 1 interrupt every 40 microseconds at fc=16 MHz, set each register in the following manner.

	MSB	LSB	
	7 6 5 4 3 2 1	. 0	
TRUN	← - X 0	-	Stop timer 1, and clear it to "0".
TMOD	← 0 0 X X 0 1 -	· <b>-</b>	Set the 8-bit timer mode, and select $\phi$ T1 (0.5 $\mu$ s @ fc = 16
		((	MHz) as the input clock.
TREG1	← 0 1 0 1 0 0 0	0	Set the timer register at 40 $\mu$ s $\phi$ T1 = 50H.
INTET10	← 1 1 0 1	· <b>-</b> (	Enable INTT1, and set it to "Level 5".
TRUN	← 1 X 1	(\	Start timer 1 counting.
Note: ×	: Don't care -; no	change	

Use the following table for selecting the input clock.

Table 3.7 (1) 8-Bit Timer Interrupt Cycle and Input Clock

<	Input clock	Interrupt cycle (at fc = 16 MHz)	Resolution	Interrupt cycle (at fc = 20 MHz)	Resolution
	φT1 (8/fc)	0.5 μs to 128 μs	0.5 μs	0.4 μs to 102.4 μs	0.4 μs
//	φT4 (32/fc)	2 $\mu$ s to 512 $\mu$ s	2 μs	1.6 μs to 409.6 μs	1.6 <i>µ</i> s
	φT16 (128/fc)	8 μs to 2.048 ms	8 μς	6.4 µs to 1.638 ms	6.4 <i>µ</i> s
	φ <b>T256 (2048/fc)</b>	128 μs to 32.708 ms	128 μs	102.4 μs to 2.621 ms	102.4 μs

Note: The input clock of timer 0 and timer 1 are different from as follows.

Timer 0 : TI0 input,  $\phi$ T1,  $\phi$ T4,  $\phi$ T16

Timer 1: Match Output of Timer 0,  $\phi$ T1,  $\phi$ T16,  $\phi$ T256

## ② Generating a 50% duty square wave pulse

The timer flip-flop (TFF1) is inverted at constant intervals, and its status is output to timer output pin (TO1).

Example : To output a 3.0  $\mu$ s square wave pulse from TO1 pin at fc=16 MHz, set each register in the following procedures. Either timer 0 or timer 1 may be used, but this example uses timer 1.

```
7 6 5 4 3 2 1 0
TRUN \leftarrow - X - - - 0 -
                                       Stop timer 1, and clear it to "0"
TMOD \leftarrow 0 0 X X 0 1 - -
                                       Set the 8-bit timer mode, and select \phiT1 (0.5 \mus @ fc = 16 MHz) as
                                       the input clock.
                                       Set the timer register at 3.0 \mus ÷ \phiT1 ÷ 2 = 3.
TREG1 \leftarrow 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 1
                                       Clear TFF1 to "0", and set to invert by the match detect signal
TFFCR ← - - - 1 0 1 1
                                       from timer 1.
P7CR \leftarrow X X X X - - 1 -
                                       Select P71 as TO1 pin.
P7FC \leftarrow X X X X - - 1 X
TRUN \leftarrow 1 X - - - 1 -
                                       Start timer 1 counting.
Note: X; Don't care
                           -; no change
```




Figure 3.7 (7) Square Wave (50% Duty) Output Timing Chart

Making timer 1 count up by match signal from timer 0 comparator

Set the 8-bit timer mode, and set the comparator output of timer 0 as the input clock to timer 1.




Figure 3.7 (8) Timer 1 count up by timer 0

4 Output inversion with software

The value of timer flip-flop (TFF1) can be inverted, independent of timer operation.

Writing "00" into TFFCR < TFF1C1, 0 > (memory address: 000025h of bit 3 and bit 2) inverts the value of TFF1.

(5) Initial setting of timer flip-flop (TFF1)

The value of TFF1 can be initialized to "0" or "1", independent of timer operation.

For example, write "10" in TFFCR < TFF1C1,0 > to clear TFF1 to "0", while write "01" in TFFCR < TFF1C1,0 > to set TFF1 to "1".

Note: The value of timer register cannot be read.

#### (2) 16-bit timer mode

A 16-bit interval timer is configured by using the pair of timer 0 and timer 1.

To make a 16-bit interval timer by cascade connecting timer 0 and timer 1, set timer 0/timer 1 mode register TMOD < T10M1,0 > to "0,1".

When set in 16-bit timer mode, the overflow output of timer 0 will become the input clock of timer 1, regardless of the set value of TMOD<T1CLK1, 0>. Table 3.7 (2) shows the relation between the cycle of timer (interrupt) and the selection of input clock.

Table 3.7 (2) 16-Bit Timer (Interrupt) and Input Clock

Input clock	Interrupt cycle (fc = 16 MHz)	Resolution	Interrupt cycle (fc = 20 MHz)	Resolution
φT1 (8/fc)	0.5 μs to 32.786 ms	0.5 μs	0.4 μs to 26.214 ms	0.4 μs
φT4 (32/fc)	2 μs to 131.072 ms	2 μs	1.6 μs to 104.857 ms	1.6 μs
φT16 (128/fc)	8 μs to 524.288 ms	8 μs	6.4 μs to 419.430 ms	6.4 μs

The lower 8 bits of the timer (interrupt) cycle are set by the timer register TREGO, and the upper 8 bits are set by TREG1. Note that TREGO always must be set first. (Writing data into TREGO disables the comparator temporarily, and the comparator is restarted by writing data into TREG1.)

Setting example: To generate an interrupt INTT1 every 0.5 seconds at fc=16 MHz, set the following values for timer registers TREG0 and TREG1.

When counting with input clock of  $\phi$ T16 (8  $\mu$ s @ 16 MHz)

 $0.5 \text{ s} \div 8 \mu \text{s} = 62500 = \text{F424H}$ 

Therefore, set TREG1 = F4H and TREG0 = 24H, respectively.

The comparator match signal is output from timer 0 each time the up-counter UC0 matches TREG0, where the up-counter UC0 is not be cleared. And the interrupt INT0 is not generated.

With the timer 1 comparator, the match detect signal is output at each comparator timing when up-counter UC1 and TREG1 values match. When the match detect signal is output simultaneously from both comparators of timer 0 and timer 1, the up-counters UC0 and UC1 are cleared to "0", and only the interrupt INTT1 is generated. If inversion is enabled, the value of the timer flip-flop TFF1 is inverted.

Example: When TREG1 = 04H and TREG0 = 80H




Figure 3.7 (9) Output timer by 16-bit timer mode

## (3) 8-bit PPG (Programmable Pulse Generation) Output mode

Square wave pulse can be generated at any frequency and duty by timer 0 and timer 1. The output pulse may be either low-active or high-active. In this mode, timer 1 cannot be used.

Timer 0 outputs pulse to TO1 pin (also used as P70).

In this mode, a programmable square wave is generated by inverting timer output each time the 8-bit up-counter (UC0) matches the timer registers TREG0 and TREG1.

However, it is required that the set value of TREG0 is smaller than that of TREG1.

Though the up-counter (UC1) of timer 1 is not used in this mode, UC1 should be set for counting by setting TRUN < T1RUN > to 1.

Figure 3.7 (11) shows the block diagram for this mode.




Figure 3.7 (10) 8bit PPG output waveforms




Figure 3.7 (11) Block Diagram of 8-Bit PPG Output Mode

When the double buffer of TREG0 is enabled in this mode, the value of register buffer will be shifted in TREG0 each time TREG1 matches UC0.

Use of the double buffer makes easy the handling of low duty waves (when duty is varied).




Figure 3.7 (12) Operation of Register buffer

Example: Generating 1/4 duty 50 kHz pulse (@ fc=16 MHz)



• Calculate the value to be set for timer register.

To obtain the frequency 50 kHz, the pulse cycle t should be: t=1/50 kHz = 20  $\mu s$ .

Given 
$$\phi T1 = 0.5 \ \mu s$$
 (@ 16 Hz),  
 $20 \ \mu s \div 0.5 \ \mu s = 40$ 

Consequently, to set the timer register 1 (TREG1) to TREG1=40=28H and then duty to 1/4,  $t \times 1/4 = 20 \mu s \times 1/4 = 5 \mu s$ 

$$5 \mu s \div 0.5 \mu s = 10$$

Therefore, set timer register 0 (TREGO) to TREGO = 10 = 0AH.

```
7 6 5 4 3 2 1 0
Stop timer 0, and clear it to "0".
TMOD \leftarrow 1 0 X X X X 0 1
                                  Set the 8-bit PPG mode, and select \phiT1 as input clock.
TREGO + 0 0 0 1 0 1 0
                                  Write "0AH".
TREG1 (-\ 0 0 1 0 1 0 0
                                  Write "28H".
TFFCR ← - - - X 0 1 1 X
                                  Sets TFF1 and enable the inversion.
                                ➤ Writing "10" provides negative logic pulse.
P7CR ← X X X X - - 1 -
                                  Set P71 as the TO1 pin.
P7FC \leftarrow X X X X - - 1 X
TRUN \leftarrow 1 X - - - - 1 1
                                  Start timer 0 and timer 1 counting.
```

Note: X; Don't care -; No change

### (4) 8-bit PWM Output mode

This mode is valid only for timer 0. In this mode, maximum 8-bit resolution of PWM pulse can be output.

PWM pulse is output to TO1 pin (also used as P71) when using timer 0. Timer 1 can also be used as 8-bit timer.

Timer output is inverted when up-counter (UC0) matches the set value of timer register TREG0 or when 2n-1 (n=6, 7, or 8; specified by T01MOD<PWM01,0>) counter overflow occurs. Up-counter UC0 is cleared when 2n-1 counter overflow occurs. For example, when n=6, 6-bit PWM will be outputted, while when n=7, 7-bit PWM will be outputted.

To use this PWM mode, the following conditions must be satisfied.

(Set value of timer register) < (Set value of  $2^n - 1$  counter overflow) (Set value of timer register)  $\neq 0$ 




Figure 3.7(13) 8-bit PWM waveforms




Figure 3.7 (14) shows the block diagram of this mode.

Register buffer

Internal bus

Figure 3.7 (14) Block Diagram of 8-Bit PWM Mode

In this mode, the value of register buffer will be shifted in TREG0 if  $2^n-1$  overflow is detected when the double buffer of TREG0 is enabled.

Use of the double buffer makes easy the handling of small duty waves.





Figure 3.7 (15) Operation of Register buffer

Example: To output the following PWM waves to TO1 pin at fc=16 MHz.



To realize 63.5  $\mu$ s of PWM cycle by  $\phi$ T1=0.5  $\mu$ s (@fc=16 MHz),

$$63.5 \,\mu\text{s} \div 0.5 \,\mu\text{s} = 127 = 2^7 - 1$$

Consequently, n should be set to 7.

TREGO-WR-

TFFCR < DBEN >

As the period of low level is 36  $\mu$ s, for  $\phi$ T1=0.5  $\mu$ s,

$$36 \,\mu s \div 0.5 \,\mu s = 72 = 48H$$

2003-03-31

```
MSB
                           LSB
          7 6 5 4 3 2 1 0
TRUN \leftarrow - X - - - - 0
                                      Stop timer 0, and clear it to "0".
TMOD \leftarrow 1 1 1 0 - - 0 1
                                      Set 8-bit PWM mode (cycle: 2^7 - 1) and select \phiT1 as the input
TREG0 \leftarrow 0 1 0 0 1 0 0 0
                                      Writes "48H".
TFFCR \leftarrow X X X X 1 0 1 X
                                      Clears TFF1, enable the inversion.
P7CR \leftarrow X X X X - - 1 -
                                      Set P71 as the TO1 pin.
P7FC \leftarrow X X X X - - 1 X
                                      Start timer 0 counting.
TRUN \leftarrow 1 X - - - - 1
Note: X; Don't care -; No change
```

Table 3.7 (3) PWM Cycle and the Setting of  $2^n - 1$  Counter

	PWM	cycle (@ fc = 16	MHz)	PWM cycle (@ fc = 20 MHz)				
	φ <b>T</b> 1	φ <b>Τ4</b>	φ <b>T16</b>	øT1	φ <b>T4</b>	<b></b> <i>φ</i> Τ16		
26-1	31.5 μs (31.7 kHz)	126 μs (7.9 kHz)	0.50 ms (1.9 kHz)	25.2 μs (39.0 kHz)	100 μs(10.0 kHz)	0.40 ms (2.4 kHz)		
2 <sup>7</sup> -1	63.5 μs (15.7 kHz)	254 $\mu$ s (3.9 kHz)	1.01 ms (0.98 kHz)	50.8 μs (19.7 kHz)	203 μs (4.9 kHz)	0.81 ms (1.2 kHz)		
2 <sup>8</sup> -1	127 μs (7.8 kHz)	510 μs (1.9 kHz)	2.04 ms (0.49 kHz)	102 μs (9.80 kHz)	408 μs (2.4 kHz)	1.63 ms (0.61 kHz)		

## (5) Table 3.7 (4) shows the list of 8-bit timer modes.

Table 3.7 (4) Timer Mode Setting Registers

Register name		TM	OD		TFFCR
Name of function in	T10M	PWMM	TICLK	T0CLK	TFF1IS
Function	Timer mode	PWM0 cycle	Upper timer input clock	Lower timer input clock	Timer F/F invert signal select
16-bit timer mode	01	\-\\\	) -	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit timer × 2 channels	00		Lower timer match:	External clock, $\phi$ T1, $\phi$ T4, $\phi$ T16 (00, 01, 10, 11)	Cower timer     output     Upper timer     output
8-bit PPG × 1channel	10	-	-	External clock, φT1, φT4 , φT16 (00, 01, 10, 11)	-
8-bit PWM × 1channel		2 <sup>6</sup> -1, 2 <sup>7</sup> -1, 2 <sup>8</sup> -1 (01, 10, 11)	-	External clock, φT1,φT4,φT16 (00, 01, 10, 11)	_
8-bit timer x 1channel	11	-	φT1, φT16, φT256 (01, 10, 11)	-	Output disabled

Note:-; Don't care

#### 3.8 8-bit PWM Timer

The TMP96C141B has two built-in 8-bit PWM timers (timers 2 and 3). They have two operating modes.

- 8-bit PWM (pulse width modulation: variable duty at fixed interval) output mode
- 8-bit interval timer mode


Figure 3.8 (1) is a block diagram of 8-bit PWM timer (timers 2 and 3).

PWM timers consist of an 8-bit up-counter, 8-bit comparator, and 8-bit timer register.

Two timer flip-flops (TFF2 for timer 2 and TFF3 for timer 3) are provided,

Input clocks  $\phi$  P1,  $\phi$  P4, and  $\phi$  P16 for the PWM timers can be obtained using the built-in prescaler.

PWM timer operating mode and timer flip-flops are controlled by four control registers (P0MOD, P1MOD, PFFCR, and TRUN).






Figure 3.8 (1) Block diagram of 8-bit PWM timer 0 (timer 2)

Note: Block diagram for 8-bit PWM timer 1 (timer 3) is the same as the above diagram.

### 1 Prescaler

Generates input clocks dedicated to PWM timers by further dividing the fundamental clock (fc) after it has been divided by 2 (fc/2). Since the register used to control the prescaler is the same as the one for other timers, the prescaler cannot be operated independently.

The PWM timer uses three input clocks:  $\phi/P1$ ,  $\phi/P4$ , and  $\phi/P16$ .

Like the 9-bit prescaler described in the 8-bit timer section, this prescaler can be counted/stopped using bit 7 <PRRUN> of the timer operation control register TRUN. Setting <PRRUN> to 1 starts counting; setting it to 0 zero-clears and stops counting. Resetting clears <PRRUN> to 0, which clears and stops the prescaler.




Figure 3.8 (2) Prescaler

② Up-counter

An 8-bit binary counter which counts up using the input clock specified by PWM mode register (P0MOD or P1MOD).

The input clock for the PWM0/PWM1 is selected from the internal clocks  $\phi$ P1,  $\phi$ P4, and  $\phi$ P16 (PWM dedicated prescaler output) depending on the value set in the P0MOD/P1MOD register.

Operating mode is also set by P0MOD and P1MOD registers. At reset, they are initialized to P0MOD < PWM0M> = 0 and P1MOD < PWM1M> = 0, thus, the up-counter is in PWM mode. In PWM mode, the up-counter is cleared when a  $2^n$ -1 overflow occurs; in timer mode, the up-counter is cleared at compare and match.

Count/stop & clear of the up-counter can be controlled for each PWM timer using the timer operation control register TRUN. Resetting clears all up-counters and stops timers.

## 3 Timer registers

Two 8-bit registers used for setting an interval time. When the value set in the timer registers (TREG2 and 3) matches the value in the up-counter, the match detect signal of the comarator becomes active.

Timer registers TREG2 and TREG3 are each paired with register buffer to make a double buffer structure.

TREG2 and TREG3 are controlled double buffer enable/disable by P0MOD <DB2EN> and P1MOD <DB3EN> : disabled when <DB2EN> / <DB3EN> = 0, enabled when <DB2EN> / <DB3EN> = 1.

Data is transferred from register buffer to timer register when a 2<sup>n</sup>-1 overflow occurs in PWM mode, or when compare and match occurs in 8-bit timer mode. That is, with a PWM timer, the timer mode can be operated in double buffer enable state, unlike timer mode for timers 0 and 1.

At reset, <DB2EN>/<DB3EN> is initialized to 0 to disable double buffer. To use double buffer, write the data in the timer register at first, then set <DB2EN>/<DB3EN> to 1, and write the following data in the register buffer.






Figure 3.8 (3) Structure of Timer Registers 2 and 3

Note: The timer register and register buffer are allocated to the same memory address. When <DB2EN>/<DB3EN> = 0, the same value is written to both register buffer and timer register. When <DB2EN>/<DB3EN> = 1, the value is written to the register buffer only.

Memory addresses of the timer registers are as follows:

TREG2: 000026H TREG3: 000027H

Both timer registers are write only; however, register buffer values can be read when reading the above addresses.

# 4 Comparator

Compares the value in the up-counter with the value in the timer register (TREG2/TREG3). When they match, the comparator outputs the match detect signal. A timer interrupt (INTT2/INTT3) is generated at compare and match if the interrupt select bit < PWM0INT>/< PWM1NT> of the mode register (P0M0D/P1M0D) is set to 1. In timer mode, the comparator clears the up-counter to 0 at compare and match. It also inverts the value of the timer flip-flop if timer flip-flop invert is enabled.

# 5 Timer flip-flop

The value of the timer flip-flop is inverted by the match detect signal (comparator output) of each interval timer or  $2^n$ -1 overflow. The value can be output to the timer output pin TO2/TO3 (also used as P72/P73).

2003-03-31




Figure 3.8 (4) 8-bit PWM0 mode control register




Figure 3.8 (5) 8-bit PWM1 mode control register




Figure 3.8 (6) 8-bit PWM F/F control register




Figure 3.8 (7) Timer operation control register (TRUN)

The following explains PWM timer operations.

#### (1) PWM timer mode

Both PWM timers can output 8-bit resolution PWM independently. Since both timers operate in exactly the same way, PWM0 is used for the purposes of explanation.

PWM output changes under the following two conditions.

#### Condition 1:

- TFF2 is cleared to 0 when the value in the up-counter (UC2) and the value set in the TREG2 match.
- TFF2 is set to 1 when a  $2^{n}$ -1 counter overflow (n = 6, 7, or 8) occurs.

#### Condition 2:

- TFF2 is set to 1 when the value in the up-counter (UC2) and the value set in TREG2 match.
- TFF2 is cleared to 0 when a  $2^{n}$ -1 counter overflow (n = 6, 7, or 8) occurs.

The up-counter (UC2) is cleared by a 2<sup>n</sup>-1 counter overflow.

The PWM timer can output 0%-100% duty pulses because a  $2^n$ -1 counter overflow has a higher priority. That is, to obtain 0% output (always low), the mode used to set TFF2 to 0 due to overflow (PFFCR<FF2TRG1,0> = 1,0) must be set and  $2^n$ -1 (Value for overflow) must be set in TREG2. To obtain 100% output (always high), the mode must be changed: PFFCR<FF2TRG1,0> = 1,1 then the same operation is required.




Figure 3.8 (8) Output Waves in PWM Timer Mode

Note: The above waves are obtained in a mode where the F/F is set by a match with the timer register (TREG) and reset by an overflow.

Figure 3.8 (9) is a block diagram of this mode.




Figure 3.8 (9) Block diagram of PWM Timer Mode (PWM0)

In this mode, enabling double buffer is very useful. The register buffer value shifts into TREG2 when a  $2^n$ -1 overflow is detected, when double buffer is enabled.

Using double buffer makes handling small duty waves easy.





Figure 3.8 (10) Register Buffer Operation

Example: To output the following PWM waves to TO2 pin using PWM0 at  $fc=16\, MHz$ 



To implement 31.75  $\mu$ s PWM cycle by  $\phi$ P1 = 0.25  $\mu$ s (@ fc = 16 MHz)

$$31.75 \,\mu\text{s} \div 0.25 \,\mu\text{s} = 127 = 2^7 - 1.$$

Consequently, set n to 7.

Since the low level cycle = 15  $\mu$ s; for  $\phi P1 = 0.25 \mu$ s

$$15 \mu s \div 0.25 = 60 = 3CH$$

set the 3CH in TREG2.

TRUN ← - X - - - 0 - -

Stops PWM0 and clears it to 0.

 $POMOD \leftarrow - 0 0 0 0 0 0 1$ 

Sets PWM (27-1) mode, input clock  $\phi$ P1, overflow interrupt, and disables double buffer.

TREG2  $\leftarrow$  0 0 1 1 1 1 0 0

Writes 3CH.

POMOD ← - 1 0 0 0 0 0 1

Enables double buffer.

PFFCR ← - - - 0 1 1/1

Sets TFF2 and a mode where TFF2 is set by compare and match, and cleared by overflow.

Sets P72 as TO2 pin

P7FC ← X X X X - 1 - X

Starts PWM0 counting.

Note: X; Don't care

-; No change

# Table3.8 (1) PWM Cycle and 2<sup>n</sup>-1 Counter Setting

	Formula	$\sim$	16 MHz			20 MHz	
	Formula	ø₽1	)) <b></b>	ø <b>P16</b>	<b>φ</b> Ρ1	<b>φ P4</b>	<b>φ</b> P16
26-1	26-1 × <i>φ</i> Pn	15.8 μs (63 kHz)	63.0 μs (16 kHz)	252 μs (3.9 kHz)	12.6 μs (79 kHz)	50.4 μs (20 kHz)	201 μs (4.9 kHz)
27-1	27-1 × <i>φ</i> Pn	31.8 μs (31 kHz)	127.0 μs (7.9 kHz)	508 μs (1.9 kHz)	25.4 μs (39 kHz)	101.6 μs (9.8 kHz)	406 μs (2.5 kHz)
28-1	28-1 × <i>φ</i> Pn	63.8 μs (16 kHz)	255.0 μs (3.9 kHz)	1020 μs (0.98 kHz)	51.0 μs (20 kHz)	204.0 μs (4.9 kHz)	816 μs (1.2 kHz)

#### (2) 8-bit timer mode

Both PWM timers can be used independently as 8-bit interval timers. Since both timers operate in exactly the same way, PWM0 (timer 2) is used for the purposes of explanation.

## ① Generating interrupts at a fixed interval

To generate timer 2 interrupt (INTT2) at a fixed interval using PWM0 timer, first stop PWM0, then set the operating mode, input clock, and interval in the P0MOD and TREG2 registers. Next, enable INTT2 and start counting PWM0.

Example: To generate a timer 2 interrupt every 40  $\mu$ s at fc = 16 MHz, set registers as follows:

```
7 6 5 4 3 2 1 0
          ← - X - - - 0 - -
                                      Stops PWM0 and clears it to 0.
TRUN
POMOD
          ← X 0 1 1 0 0 X X
                                      Sets 8-bit timer mode and selects \phi P1 (0.25 \mus) and
                                      compare interrupt.
                                      Sets 40 \mus / 0.25 \mus = A0H in timer register.
TREG2
          ← 1 0 1 0 0 0 0 0
INTEPW10 ← - - - 1 1 0 0
                                      Enables INTT2 and sets interrupt level 4.
          ← 1 X - - - 1 - -
TRUN
                                      Starts counting PWM0.
```

Note: X; Don't care -; No change

Select an input clock using the table below.

Table 3.8 (2) Interrupt Cycle and Input Clock Selection using 8-bit timer mode

Input clock	Interrupt cycle (@ fc = 16 MHz)	Resolution	Interrupt cycle (@ fc = 20 MHz)	Resolution
φP1 (4/fc)	0.25 μs to 64 μs	0.25 μs	0.2 μs to 51.2 μs	<b>0.2</b> μs
φP4 (16/fc)	1 μs to 256 μs	$1 \mu s$	0.8 μs to 204.8 μs	0.8 μs
φP16 (64/fc)	4 μs to 1024 μs	4 μs	3.2 μs to 819.2 μs	3.2 μs

Note: To generate interrupts in 8-bit timer mode, bit 5 (interrupt control bit <PWM0INT> / <PWM1NT> of P0MOD/P1MOD) must be set to 1.

## ② Generating a 50 % square wave

To generate a 50% square wave, invert the timer flip-flop at a fixed interval and output the timer flip-flop value to the timer output pin (TO2).

Example: To output a 3.0  $\mu$ s square wave at fc = 16 MHz from TO2 pin, set registers as follows.

```
7 6 5 4 3 2 1 0
TRUN \leftarrow - X - - - 0 - -
                                     Stops PWM0 and clears it to 0.
                                     Sets 8-bit timer mode and selects \phiP1 (0.25 \mus) as the
POMOD \leftarrow X 0 1 1 0 0 X X
                                     input clock.
                                     Sets 3.0 \mus / 0.25 \mus / 2 = 6 in the timer register.
TREG2 \leftarrow 0 0 0 0 0 1 1 0
PFFCR ← - - - 1 0 0 1
                                     Clears TFF2 to 0 and inverts using comparator output.
P7CR ← X X X X - 1 - -
                                     Sets P72 as TO2 pin.
P7FC \leftarrow X X X X - 1 - X
TRUN ← 1 X - - - 1 - -
                                     Starts counting PWM0.
Note: X; Don't care
                         -; No change
```





Figure 3.8 (11) Square Wave (50 % Duty) Output Timing Chart

This mode is as shown in Figure 3.8(12) below.



#### 3.9 16-bit Timer

TMP96C141B has two (timer 4 and timer 5) multifunctional 16-bit timer/event counter with the following operation modes.

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode
- Frequency measurement mode
- Pulse width measurement mode
- Time differential measurement mode

Timer/event counter consists of 16-bit up-counter, two 16-bit timer registers (One of them applies double-buffer), two 16-bit capture registers, two comparators, capture input controller, and timer flip-flop and the control circuit.

Timer/event counter is controlled by 4 control registers: T4MOD/T5MOD, T4FFCR / T5FFCR, TRUN and T45CR.

Figure 3.9 (1), (2) shows the block diagram of 16-bit timer/event counter (timer 4 and timer 5).




Figure 3.9 (1) Block Diagram of 16-Bit Timer (Timer 4)





Figure 3.9 (2) Block Diagram of 16-Bit Timer (Timer 5)

		7	6	5	4	3	2	1	0	
T4MOD	bit Symbol	CAP2T5	EQ5T5	CAP1IN	CAP12M1	CAP12M0	CLE	T4CLK1	T4CLK0	
(0038H)	Read/Write	R/	W	W	R/	R/W		R	w	
	After reset	0	0	1	0	0	0	0	)>0	
	TFF5 invert trigger 0: Disable trigger 0: Disable trigger 1: don't 1: Enable trigger 1: don't care 1NT4 occ 1NT4 occ 10: TI4↑ INT4 occ 10: TI4↑ INT4 occ 11: TFF1↑				INT4 occurs 01: TI4 ↑ INT4 occurs 10: TI4 ↑ INT4 occurs	Disable Clear 00: TI4  NT4 occurs at rise edge. T14 $\uparrow$ T15 $\uparrow$ NT4 occurs at rise edge. 10: $\phi$ T4				
					00 01 10	φT1 (8,	al clock (T fc) 2/fc)	14)	RO	
			(7)		€le	aring the	up-counte	er UC4		
					( )0	Clear	lisable			
						Clear b	y match w	vith TREG	5.	

Figure 3.9 (3) 16-Bit Timer Mode Controller Register (T4MOD) (1/2)



CAP2T5: Invert when the up-counter value is loaded to CAP2 EQ5T5: Invert when the up-counter matches TREG5

Figure 3.9 (4) 16-Bit Timer Controller Register (T4MOD) (2/2)

		7	6	5	4	3	2	1	0	
T4FFCR	bit Symbol	TFF5C1	TFF5C0	CAP2T4	CAP1T4	EQ5T4	EQ4T4	TFF4C1	TFF4C0	
(0039H)	Read/Write	٧	v	R/W	R/W	R/W	R/W		w	
	After reset		_	0	0	0	0		-)>	
	Function	00: Invert 01: Set 10: Clear 11: don't c	TFF5 TFF5 are	:	rigger rigger Invert when	:	Invert when	00: Invert 01: Set 10: Clear 11: don't c	TFF4 TFF4 are	
		Always rea	d as "11".	:	the UC value is loaded to	matches	the UC matches	* Always 1 "11"	read as	
				:	:	. /	TREG4			
Timer flip-flop 4 (TFF4) control    00   Inverts the TFF4 value (software inversion)     01   Sets TFF4 to "1".     10   Clear TFF4 to "0".     11   Don't care (Always read as "11") .     Timer flip-flop 4 (TFF4) invert trigger     0   Trigger disable (Invert prohibition)     1   Trigger enable (Invert permission)							to CAP2			
CAP1T4: Invert when the up-counter value is loaded to CAP1 EQ5T4: Invert when up-counter matches TREG5 EQ4T4: Invert when up-counter matches TREG4  Timer flip-flop 5 (TFF5) control  00 Inverts the TFF5 value (software inversion).								1		
	\\\\			$\langle \rangle$	01	Set TFF	5 to "1".			
			<	7(	10	Clear T	FF5 to "0'	".		
		)) ((	> (		11	Don't	are (Alwa	ays read as	s "11".)	

Figure 3.9 (5) 16-Bit Timer 4 F/F Control (T4FFCR)

		7	6	5	4	3	2	1	0	
T5MOD	bit Symbol			CAP3IN	CAP34M1	CAP34M0	CLE	T5CLK1	T5CLK0	
(0048H)	Read/Write			W	R/W		R/W	R/W		
	After reset			1	0	0	0	0	)>0	
	Function			Capture 1: don't care	01: TI6↑ INT6 occur 10: TI6↑ INT6 occur 11: TFF1↑	s at rise edge. TI7 ↑ s at rise edge. TI6 ↓ s at fall edge.	1: UC5 Clear Enable	Timer 5 sc 00: T(6 01: φT1 10: φT4 11: φT16	ource clock	
					000	$\phi$ T1(8) $\phi$ T4(3) $\phi$ T16(	al clock (T /fc) 2/fc) 128/fc) up-counte			
					(2/1	Clear b	y match v	vith TREG	7	

Figure 3.9 (6) 16-bit Timer Mode Control Register (T5MOD) (1/2)

		7	6	5	4	3	2	1	i 0	
T5MOD	bit Symbol		_	CAP3IN	:	CAP34M0	CLE	T5CLK1	T5CLK0	
(0048H)				W		: <u></u>	R/W	R/W		
	After reset		:	1	0	0	0	0	0	
	Function			0: Soft-	Capture tin 00: Disable INT6 occur 01: TI6 ↑ INT6 occur 10: TI6 ↑ INT6 occur	ining s sat rise edge. TI7 ↑ s at rise edge. TI6 ↓ s at fall edge.	1: UC5 Clear Enable	Timer 5 s	ource clock	
					Tin	ner 5 Capt	ure timing		INT4 Co	ontrol
					Ot	Captur	e disable		nterrupt o	I .
						САРЗ а	t TI6 rise		t the rise	_
					0.		at TI7 rise		f TI6 (II	NT6) _/
					10	CAP3 a	at TI6 rise at TI6 fall	lr a o ir	nput. nterrupt o t the fall of TI6 (II nput.	edge NT6)  \_
					5	11/	at TFF1 rise at TFF1 fal	a 1 0	nterrupt of t the rise of TI6 (II oput.	edge 🚐
					> Sof	tware cap	ture	•		
			$\supset$		0	The up	-counter	5 value is	loaded to	CAP3.
					1	Alway	s read as "	1".		
		Figure	3.9 (7) 16	S-Bit Tim	er Contr	ol Regist	er (T5M0	OD) (2/2)	)	

6 5 4 3 2 1 0 EQ7T6 TFF6C1 TFF6C0 T5FFCR bit Symbol CAP4T6 CAP3T6 EQ6T6 (0049H)Read/Write R/W R/W R/W R/W W After reset 0 0 0 00: Invert TFF6 TFF6 invert trigger 01: Set TFF6 0: Disable trigger 10: Clear TFF6 1: Enable trigger 11: don't care **Function** Invert when Invert when Invert when the UC value the UC value the UC the UC ※ Always read as is loaded to is loaded to matches matches "11" CAP4 CAP3 TREG7 TREG6

>	Timer fl	ip-flop	6	(TFF6)	contro	Į
				•		7

00	Inverts the TFF4 value (software inversion).
01	Sets TFF6 to "1".
10	Clear TFF6 to "0".
_11	Don't care (Always read as "11").

Timer flip-flop 6 (TFF6) invert trigger

0	Trigger disable (Invert prohibition)
	Trigger enable (Invert permission)

CAP4T6: Invert when the up-counter value is loaded to CAP4 CAP3T6: Invert when the up-counter value is loaded to CAP3

EQ7T6: Invert when up-counter matches TREG7

EQ6T6: Invert when up-counter matches TREG6

Figure 3.9 (8) 16-Bit Timer5 F/F Control (T5FFCR)






Figure 3.9 (9) 16-Bit Timer (Timer 4, 5) Control Register (T45CR)




Figure 3.9 (10) Timer Operation Contorl Register (TRUN)

## ① Up-counter (UC4/UC5)

UC4/UC5 is a 16-bit binary counter which counts up according to the input clock specified by T4MOD<T4CLK1,0> or T5MOD<T5CLK1,0> register.

As the input clock, one of the internal clocks  $\phi$ T1 (8/fc),  $\phi$ T4 (32/fc), and  $\phi$ T16 (128/fc) from 9-bit prescaler (also used for 8-bit timer), and external clock from TI4 pin (also used as P80/INT4 pin) or TI6 (also used as P84/INT6 pin) can be selected. When reset, it will be initialized to <T4CLK1,0> / <T5CLK1,0> =00 to select TI4/TI6 input mode. Counting or stop & clear of the counter is controlled by timer operation control register TRUN <T4RUN, T5RUN>.


When clearing is enabled, up-counter UC4/UC5 will be cleared to zero each time it coincides matches the timer register TREG5, TREG7. The "clear enable/disable" is set by T4MOD < CLE > and T5MOD < CLE >.

If clearing is disabled, the counter operates as a free-running counter.

## 2 Timer Registers

These two 16-bit registers are used to set the interval time. When the value of up-counter UC4/UC5 matches the set value of this timer register, the comparator match detect signal will be active.

Setting data for timer register (TREG4, TREG5, TREG6 and TREG7) is executed using 2 byte date transfer instruction or using 1 byte date transfer instruction twice for lower 8 bits and upper 1 bits in order.



TREG4 and TREG6 timer register is of double buffer structure, which is paired with register buffer. The timer control register T45CR < DB4EN, DB6EN > controls whether the double buffer structure should be enabled or disabled. : disabled when < DB4EN, DB6EN > = 0, while enabled when < DB4EN, DB6EN > = 1.

When the double buffer is enabled, the timing to transfer data from the register buffer to the timer register is at the match between the up-counter (UC4/UC5) and timer register TREG5/TREG7.


When reset, it will be initialized to <DB4EN, DB6EN>=0, whereby the double buffer is disabled. To use the double buffer, write data in the timer register, set <DB4EN, DB6EN>=1, and then write the following data in the register buffer.

TREG4, TREG6 and register buffer are allocated to the same memory addresses 000030H/000031H/000040H/000041H. When < DB4EN, DB6EN>=0, same value will be written in both the timer register and register buffer. When < DB4EN, DB6EN>=1, the value is written into only the register buffer.

### ③ Capture Register

These 16-bit registers are used to hold the values of the up-counter.

Data in the capture registers should be read by a 2-byte data load instruction or two 1-byte data load instruction, from the lower 8 bits followed by the upper 8 bits.



# ④ Capture Input Control

This circuit controls the timing to latch the value of up-counter UC4/UC5 into (CAP1, CAP2) / (CAP3, CAP4). The latch timing of capture register is controlled by register T4MOD < CAP12M 1, 0 > / T5MOD < CAP34M1, 0 > .

• When T4MOD < CAP12M 1, 0 > / T5MOD < CAP34M1, 0 > = 00

Capture function is disabled. Disable is the default on reset.

• When T4MOD < CAP12M1, 0 > / T5MOD < CAP34M1, 0 > = 01

Data is loaded to CAP1, CAP3 at the rise edge of TI4 pin (also used as P80/INT4) and TI6 pin (also used as P84/INT6) input, while data is loaded to CAP2, CAP4 at the rise edge of TI5 pin (also used as P81/INT5) and TI7 pin (also used as P85/INT7) input. (Time difference measurement)

• When T4MOD < CAP12M1, 0 > / T5MOD < CAP34M1, 0 > = 10

Data is loaded to CAP1 at the rise edge of TI4 pin input and to CAP3 at the rise edge of TI6, while to CAP2, CAP4 at the fall edge. Only in this setting, interrupt INT4/INT6 occurs at fall edge. (Pulse width measurement)

• When T4MOD < CAP12M1, 0 > / T5MOD < CAP34M1, 0 > = 11/

Data is loaded to CAP1, CAP3 at the rise edge of timer flip-flop TFF1, while to CAP2, CAP4 at the fall edge.

Besides, the value of up-counter can be loaded to capture registers by software. Whenever "0" is written in T4MOD<CAPIN>, T5MOD<CAP31N> the current value of up-counter will be loaded to capture register CAP1/CAP3. It is necessary to keep the prescaler in RUN mode (TRUN<PRRUN> to be "1").

### ⑤ Comparator

These are 16-bit comparators which compare the up-counter UC4/UC5 value with the set value of (TREG4, TREG5) / (TREG6, TREG7) to detect the match. When a match is detected, the comparators generate an interrupt (INTT4, INTT5) / (INTT6, INTT7) respectively. The up-counter UC4/UC5 is cleared only when UC4/UC5 matches TREG5/TREG7. (The clearing of up-counter UC4/UC5 can be disabled by setting T4MOD <CLE > <T5MOD <CLE > =0.)

6 Timer Flip-flop (TFF4/TFF6)

This flip-flop is inverted by the match detect signal from the comparators and the latch signals to the capture registers. Disable/enable of inversion can be set for each element by T4FFCR<CAP2T4, CAP1T4, EQ5T4, EQ4T4> / T6FFCR<CAP4T6, CAP3T6, EQ7T6, EQ6T6>. TFF4/TFF6 will be inverted when "00" is written in T4FFCR<TFF4C1,0> / T6FFCR<TFF6C1, 0>. Also it is set to "1" when "10" is written, and cleared to "0" when "10" is written. The value of TFF4/TFF6 can be output to the timer output pin TO4 (also used as P82) and TO6 (also used as P86).

# Timer Flip-flop (TFF5)

This flip-flop is inverted by the match detect signal from the comparator and the latch signal to the capture register CAP2. TFF5 will be inverted when "00" is written in T4FFCR<TFF5C1,0>/T6FFCR<TFF6C1, 0>. Also it is set to "1" when "10" is written, and cleared to "0" when "10" is written. The value of TFF5 can be output to the timer output pin TO5 (also used as P82).

Note: This flip-flop (TFF5) is contained only in the 16-bit timer/4

## (1) 16-bit Timer Mode

Timers 4 and 5 operate independently.

Since both timers operate in exactly the same way, timer 4 is used for the purposes of explanation.

Generating interrupts at fixed intervals

In this example, the interval time is set in the timer register TREG5 to generate the interrupt INTTR5.

# (2) 16-bit Event Counter Mode

In 16-bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TI4/TI6 pin input) as the input clock. To read the value of the counter, first perform "software capture" once and read the captured value.

The counter counts at the rise edge of TI4/TI6 pin input.

TI4/TI6 pin can also be used as P80/INT4 and P84/INT6.

Since both timers operate in exactly the same way, timer 4 is used for the purposes of explanation.

```
7 6 5 4 3 2 1 0
TRUN
         ← - X - 0 - - - -
                                     Stop timer 4.
P8CR
                                     Set P80 to input mode
                                     Enable INTTR5 and sets interrupt level 4, while
INTET54 \leftarrow 1 1 0 0 1 0 0 0
                                     disables INTTR4.
T4FFCR + 1 1 0 0 0 0 1 1
                                      Disable trigger.
T4MOD
         ← 0 0 1 0 0 1 0 0
                                     Select TI4 as the input clock.
TREG5
                                     Set the number of counts (16 bits).
TRUN
                                     Start timer 4.
         ← 1 X - 1 - - - -
```

Note: When used as an event counter, set the prescaler in RUN mode.

## (3) 16-bit Programmable Pulse Generation (PPG) Output Mode

Since both timers operate in exactly the same way, timer 4 is used for the purposes of explanation.

The PPG mode is obtained by inversion of the timer flip-flop TFF4 that is to be enabled by the match of the up-counter UC4 with the timer register TREG4 or 5 and to be output to TO4 (also used as P82). In this mode, the following conditions must be satisfied.

(Set value of TREG4) < (Set value of TREG5)




Figure 3.9 (11) Programmable Pulse Generation (PPG) Output Waveforms

When the double buffer of TREG4 is enabled in this mode, the value of register buffer 4 will be shifted in TREG4 at match with TREG5. This feature makes easy the handling of low duty waves.




Figure 3.9 (12) Operation of Register Buffer

Shows the block diagram of this mode.

TRUN<T4RUN> TO4 (PPG output) TO5 16-Bit up-counter F/F F/F Selector clear (TFF4) (TFF5) match match 16-Bit Comparator 16-Bit Comparator TREG4 Selector TREG4-WR Register buffer 4 TREG5 T45CR < DB4EN > Internal bus

Figure 3.9 (13) Block Diagram of 16-Bit PPG Mode

# (4) Application Examples of Capture Function

The loading of up-counter (UC4) values into the capture registers CAP1 and CAP2, the timer flip-flop TFF4 inversion due to the match detection by comparators CP4 and CP5, and the output of the TFF4 status to TO4 pin can be enabled or disabled. Combined with interrupt function, they can be applied in many ways, for example:

- ① One-shot pulse output from external trigger pulse
- 2 Frequency measurement
- 3 Pulse width measurement
- 4 Time difference measurement

## ① One-shot Pulse Output from External Trigger Pulse

Set the up-counter UC4 in free-running mode with the internal input clock, input the external trigger pulse from TI4 pin, and load the value of up-counter into capture register CAP1 at the rise edge of the TI4 pin. Then set to T4MOD < CAP12M1, 0 > = 01.

When the interrupt INT4 is generated at the rise edge of TI4 input, set the CAP1 value (c) plus a delay time (d) to TREG4 (= c+d), and set the above set value (c+d) plus a one-shot pulse width (p) to TREG5 (= c+d+p). When the interrupt INT4 occurs the T4FFCR < EQ5T4, EQ4T4 > register should be set that the TFF4 inversion is enabled only when the up-counter value matches TREG4 or TREG5. When interrupt INTTR5 occurs, this inversion will be disabled.





Figure 3.9 (14) One-Shot Pulse Output (with Delay)

Setting example: To output 2ms one-shot pulse with 3ms delay to the external trigger pulse to TI4 pin



### **Setting of INT4**

```
TREG4 \leftarrow CAP1+3ms/_{\phi}T1

TREG5 \leftarrow TREG4+2ms/_{\phi}T1

T4FFCR \leftarrow - - - - 1 1 -

Enable TFF4 inversion when the up-counter value matches TREG4 or 5.

INTET54\leftarrow 1 1 0 0 \rightarrow - - Enable INTTR5.
```

#### Setting of INTTR5

Note: X; Don't care

: No change

When delay time is unnecessary, invert timer flip-flop TFF4 when the upcounter value is loaded into capture register 1 (CAP1), and set the CAP1 value (c) plus the one-shot pulse width (p) to TREG5 when the interrupt INT4 occurs. The TFF4 inversion should be enabled when the up-counter (UC4) value matches TREG5, and disabled when generating the interrupt INTTR5.




Figure 3.9 (15) One-Shot Pulse Output (without Delay)

# 2 Frequency Measurement

The frequency of the external clock can be measured in this mode. The clock is input through the TI4 pin, and its frequency is measured by the 8-bit timers (Timer 0 and Timer 1) and the 16-bit timer/event counter (Timer 4).

The TI4 pin input should be selected for the input clock of Timer 4. The value of the up-counter is loaded into the capture register CAP1 at the rise edge of the timer flip-flop TFF1 of 8-bit timers (Timer 0 and Timer 1), and into CAP2 at its fall edge.

The frequency is calculated by the difference between the loaded values in CAP1 and CAP2 when the interrupt (INTT0 or INTT1) is generated by either 8-bit timer.




Figure 3.9 (16) Frequency Measurement

For example, if the value for the level "1" width of TFF1 of the 8-bit timer is set to 0.5 s. and the difference between CAP1 and CAP2 is 100, the frequency will be 100/0.5 [s]=200[Hz].

## 3 Pulse Width Measurement

This mode allows to measure the "H" level width of an external pulse. While keeping the 16-bit timer/event counter counting (free-running) with the internal clock input, the external pulse is input through the TI4 pin. Then the capture function is used to load the UC4 values into CAP1 and CAP2 at the rising edge and falling edge of the external trigger pulse respectively. The interrupt INT4 occurs at the falling edge of TI4.

The pulse width is obtained from the difference between the values of CAP1 and CAP2 and the internal clock cycle.

For example, if the internal clock is 0.8 microseconds and the difference between CAP1 and CAP2 is 100, the pulse width will be  $100 \times 0.8 = 80$  microseconds.




Figure 3.9 (17) Pulse Width Measurement

Note: Only in this pulse width measuring mode (T4MOD < CAP12M1, 0 > = 10), external interrupt INT4 occurs at the falling edge of TI4 pin input. In other modes, it occurs at the rising edge.

The width of "L" level can be measured from the difference between the first C2 and the second C1 at the second INT4 interrupt.

#### 4 Time Difference Measurement

This mode is used to measure the difference in time between the rising edges of external pulses input through TI4 and TI5.

Keep the 16-bit timer/event counter (Timer 4) counting (free-running) with the internal clock, and load the UC4 value into CAP1 at the rising edge of the input pulse to TI4. Then the interrupt INT4 is generated.

Similarly, the UC4 value is loaded into CAP2 at the rising edge of the input pulse to TI5, generating the interrupt INT5.

The time difference between these pulses can be obtained from the difference between the time counts at which loading the up-counter value into CAP1 and CAP2 has been done.




Figure 3.9 (18) Time Difference Measurement

## (5) Different Phased Pulses Output Mode

In this mode, signals with any different phase can be outputted by free-running upcounter UC4.

When the value in up-counter UC4 and the value in TREG4 (TREG5) match, the value in TFF4 (TFF5) is inverted and output to TO4 (TO5).

This mode can only be used by 16-bit timer 4.




Figure 3.9 (19) Phase Output

Cycles (counter overflow time) of the above output waves are listed below.

7/	16 MHz	20 MHz
φ <b>T</b> 1	32.768 ms	26.214 ms
φ <b>T4</b>	131.072 ms	104.856 ms
φT16	524.288 ms	419.424 ms

## 3.10 Stepping Motor Control/Pattern Generation Port

TMP96C141B has 2 channels (PG0 and PG1) of 4-bit hardware stepping motor control/pattern generation (herein after called PG) which actuate in synchronization with the (8-bit/16-bit) timers. The PG (PG0 and PG1) are shared in 8-bit I/O ports P6.

Channel 0 (PG0) is synchronous with 8-bit timer 0 or timer 1, 16-bit timer 5, to update the output.

The PG ports are controlled by control registers (PG01CR) and can select either stepping motor control mode or pattern generation mode. Each bit of the P6 can be used as the PG port.

PG0 and PG1 can be used independently.

All PG operate in the same manner except the following points, and thus only the operation of PG0 will be explained below.




Figure 3.10 (1) PG Block Diagram




Figure 3.10 (2 a) Pattern Generation Control Register (PG01CR)




Figure 3.10 (2 b) Pattern Generation Control Register (PG01CR)

		7	6	5	4	3	2	1	0	
PG0REG	bit Symbol	PG03	PG02	PG01	PG00	SA03	SA02	SA01	SA00	
(004CH)	Read/Write		V	v		R/W				
	After reset	0	0	0	0	Undefined				
	Function	latch regi	ister ng the P6	that is set o read-ou	to the \	Shift alternate register 0 For the PG mode (4-bit write) register				

Prohibit Read modify write

Figure 3.10 (3) Pattern Generation 0 Register (PG0REG)

		7	6	5	4	3	2(// \ 1	0	
PG1REG (004DH)	bit Symbol	PG13	PG12	PG11	PG10	SA13	SA12 SA11	SA10	
	Read/Write		٧	v		R/W			
	After reset	0	0	0	0		Undefined		
	Function	latch reg	ster ng the P6	n 1 (PG1) o that is set o read-ou	to the $\gamma$	Shift alternate register 1 For the PG mode (4-bit write) register			

Prohibit Read modify write

Figure 3.10 (4) Pattern Generation 1 Register (PG1REG)




Figure 3.10 (5) 16-bit Timer Trigger Control Register (T45CR)




Figure 3.10 (6) Connection of Timer and Pattern Generator


## (1) Pattern Generation Mode

PG functions as a pattern generation according to the setting of PG01CR <PAT1> / <PAT0>. In this mode, writing from CPU is executed only on the shifter alternate register. Writing a new data should be done during the interrupt operation of the timer for shift trigger and a pattern can be output, synchronous with the timer.

In this mode, set PG01CR < PG0M > and < PG1M > to 1, and PG01CR < CCW0 > and < CCW1 > to 0.

The output of this pattern generator is output to port 6; since port and functions can be switched on a bit basis using port function control register P6FC, any port pin can be assigned to pattern generator output.

Figure 3.10 (7) shows the block diagram of this mode.



Example of pattern generation mode





Figure 3.10 (7) Pattern Generation Mode Block Diagram (PG0)

In this pattern generation mode, only writing the output latch is disabled by hardware, but other functions do the same operation as 1-2 excitation in stepping motor control port mode. Accordingly, the data shifted by trigger signal from a timer must be written before the next trigger signal is output.

# (2) Stepping Motor Control Mode

# ① 4-phase 1-Step/2-Step Excitation

Figure 3.10 (8) and Figure 3.10 (9) show the output waveforms of 4-phase 1 excitation and 4-phase 2 excitation, respectively when channel 0 (PG0) is selected.



Note: bn indicates the initial value of PG0REG  $\leftarrow$  b7 b6 b5 b4  $\times$   $\times$   $\times$ 

Initial value PG0REG  $\leftarrow$  0100  $\times$   $\times$   $\times$ 

Trigger signal from timer b5 /b6 b4 b4 b7 PG00 (P60) b6 b5 b7 PG01 (P61) b7 b5 b6 b4 PG02 (P62) b4 b5 b6 b7 PG03 (P63)

Normal Rotation

2 Reverse Rotation

Figure 3.10 (8) Output Waveforms of 4-Phase 1-step Excitation (Normal Rotation and Reverse Rotation)

010289




Figure 3.10 (9) Output Waveforms of 4-Phase 2-step Excitation (Normal Rotation)

The operation when channel 0 is selected is explained below.

The output latch of PGO (also used as P6) is shifted at the rising edge of the trigger signal from the timer to be output to the port.

The direction of shift is specified by PG01CR < CCW0 >: Normal rotation  $(PG00 \rightarrow PG01 \rightarrow PG02 \rightarrow PG03)$  when < CCW0 > is set to "0"; reverse rotation  $(PG00 \leftarrow PG01 \leftarrow PG02 \leftarrow PG03)$  when "1". 4-phase 1-step excitation will be selected when only one bit is set to "1" during the initialization of PG, while 4-phase 2-step excitation will be selected when two consecutive bits are set to "1".

The value in the shift alternate registers are ignored when the 4-phase 1-step/2-step excitation mode is selected.

Figure 3.10 (10) shows the block diagram.






Figure 3.10 (10) Block Diagram of 4-Phase 1-step Excitation/2-step Excitation (Normal Rotation)

# ② 4-Phase 1-2 step Excitation

Figure 3.10 (11) shows the output waveforms of 4-phase 1-2 step excitation when channel 0 is selected.



Note: bn denotes the initial value PG0REG ← b7 b6 b5 b4 b3 b2 b1 b0



Normal Rotation

2 Reverse Rotation

Figure 3.10 (11) Output Waveforms of 4-Phase 1-2 step Excitation (Normal Rotation and Reverse Rotation)

The initialization for 4-phase 1-2 step excitation is as follows.

By rearranging the initial value "b7 b6 b5 b4 b3 b2 b1 b0" to "b7 b3 b6 b2 b5 b1 b4 b0", the consecutive 3 bits are set to "1" and other bits are set to "0" (positive logic).

For example, if b7, b3, and b6 are set to "1", the initial value becomes "11001000", obtaining the output waveforms as shown in Figure 3.10 (11).

To get an output waveform of negative logic, set values 1's and 0's of the initial value should be inverted. For example, to change the output waveform shown in Figure 3.10 (11) into negative logic, change the initial value to "00110111".

The operation will be explained below for channel 0.

The output latch of PG0 (shared by P6) and the shifter alternate register (SA0) for Pattern Generation are shifted at the rising edge of trigger signal from the timer to be output to the port. The direction of shift is set by PG01CR < CCW0 >.

Figure 3.10 (12) shows the block diagram.




Figure 3.10 (12) Block Diagram of 4-Phase 1-2 step Excitation (Normal Rotation)

Setting example: To drive channel 0 (PG0) by 4-phase 1-2 step excitation (normal rotation) when timer 0 is selected, set each register as follows.

```
7 6 5 4 3 2 1 0
TRUN
       ← - X - - - - 0
                                 Stop timer 0, and clear it to zero.
       ← 0 0 X X - - 0 1
TMOD
                                 Set 8-bit timer mode and select \phi T1 as the input clock of timer 0.
                                 Clear TFF1 to zero and enable the inversion trigger by timer 0.
TREG0
                                 Set the cycle in timer register.
                                 Set P60~P63 bits to the output mode.
P6CR
       ← - - - 1 1 1 1
P6FC
       ← - - - - 1 1 1 1
                                 Set P60~P63 bits to the PG output.
PG01CR ← - - - 0 0 1 1
                                 Select PG0 4-phase 1-2 step excitation mode and normal rotation.
PGOREG ← 1 1 0 0 1 0 0 0
                                 Set an initial value.
TRUN
      ← 1 X - - - - 1
                                 Start timer 0.
    Note: X; Don't care -; No change
```

# **Trigger Signal From Timer**

(3)

The trigger signal from the timer which is used by PG is not equal to the trigger signal of timer flip-flop (TFF1, TFF4, TFF5, and TFF6) and differs as shown in Table 3.10 (1) depending on the operation mode of the timer.

PG shift TFF1 inversion Selected by TFFCR <TFF1IS> when the up-8-bit timer mode counter value matches TREGO or TREG1 value. When the up-counter value matches with both 16-bit timer mode TREGO and TREG1 values (The value of up-counter = TREG1\*28 + TREG0) When the up-counter When the up-counter PPG output mode value matches TREG1 value matches with both TREGO and TREG1 value (PPG cycle) When the up-counter Trigger signal for PG is PWM output mode value matches TREGO not generated. value and PWM cycle.

Table 3.10 (1) Select of Trigger Signal

Note: To shift PG, TFFCR < TFF1IE > must be set to "1" to enable TFF1 inversion.

Channel 1 of PG can be synchronized with the 16-bit timer Timer4/Timer5. In this case, the PG shift trigger signal from the 16-bit timer is output only when the upcounter UC4/UC5value matches TREG5/TREG7.

When using a trigger signal from Timer4, set either T4FFCR<EQ5T4> or T4MOD <EQ5T5> to "1" and a trigger is generated when the value in UC4 and the value in TREG5 match. When using a trigger signal from Timer5, set T5FFCR<EQ7T6>to 1. Generates a trigger when the value in UC5 and the value in TREG7 match.

## (4) Application of PG and Timer Output

As explained "Trigger signal from timer", the timing to shift PG and invert TFF differs depending on the mode of timer. An application to operate PG while operating an 8-bit timer in PPG mode will be explained below.

To drive a stepping motor, in addition to the value of each phase (PG output), synchronizing signal is often required at the timing when excitation is changed over. In this application, port 6 is used as a stepping motor control port to output a synchronizing signal to the TO1 pin (shared by P71).




Figure 3.10 (13) Output Waveforms of 4-Phase 1-step Excitation


#### Setting example:

```
7 6 5 4 3 2 1 0
TRUN
                                          Stop timer 0, and clear it to zero.
                                           Set timer 0 and timer 1 in PPG output mode and select
TMOD
          10XXXXX01
                                           \phiT1 as the input clock.
                                           Enable TFF1 inversion and set TFF1 to "1".
TEFCR
                   0 1 1 X
                                           Set the duty of TO1 to TREGO.
TREGO.
                                           Set the cycle of TO1 to TREG1.
TREG1
P7CR
                                          Assign P71 as TO1.
P7FC
        ← X X X X -
                     - 1 X
P6CR
                   1 1 1 1
                                        Assign P60 to 63 as PG0.
P6FC
                                           Set PG0 in 4-phase 1-step excitation mode.
                                           Set an initial value.
PGOREG ← * * * * * * * *
                                           Start timer 0 and timer 1.
TRUN
       ← 1 X - - - - 1 1
    Note: X; Don't care
                              -; No change
```

#### 3.11 Serial ChannelA

TMP96C141B contains 2 serial I/O channels for full duplex universal asynchronous receiver transmission (UART) as well as for I/O extension (I/O interface mode). Channel 1 cannot control  $\overline{\text{CTS}}$  pin.

The serial channel has the following operation modes.



In mode 1 and mode 2, a parity bit can be added. Mode 3 has wake-up function for making the master controller start slave controllers in serial link (multi-controller system).

Figure 3.11 (1) shows the data format (for one frame) in each mode.




Figure 3.11 (1) Data Formats

The serial channel has a buffer register for transmitting and receiving operations, in order to temporarily store transmitted or received data, so that transmitting and receiving operations can be done independently (full duplex).

However, in I/O interface mode, SCLK (serial clock) pin is used for both transmission and receiving, the channel becomes half-duplex.

The receiving data register is of a double buffer structure to prevent the occurrence of overrun error and provides one frame of margin before CPU reads the received data. The receiving data register stores the already received data while the buffer register receives the next frame data.

By using CTS and RTS (there is no RTS pin, so any 1 port must be controlled by software), it is possible to halt data send until the CPU finishes reading receive data every time a frame is received. (Handshake function)

In the UART mode, a check function is added not to start the receiving operation by error start bits due to noise. The channel starts receiving data only when the start bit is detected to be normal at least twice in three samplings.

When the transmission buffer becomes empty and requests the CPU to send the next transmission data, or when data is stored in the receiving data register and the CPU is requested to read the data, INTTX or INTRX interrupt occurs. Besides, if an overrun error, parity error, or framing error occurs during receiving operation, flag SCOCR/SC1CR < OERR, PERR, FERR > will be set.


The serial channel 0/1 includes a special baud rate generator, which can set any baud rate by dividing the frequency of 4 clocks ( $\phi$ T0,  $\phi$ T2,  $\phi$ T8, and  $\phi$ T32) from the internal prescaler (shared by 8-bit/16-bit timer) by the value 2 to 16.

In I/O interface mode, it is possible to input synchronous signals as well as to transmit or receive data by external clock.

## 3.11.1 Control Registers


The serial channel is controlled by 3 control registers SC0CR, SC0MOD and BR0CR. Transmitted and received data are stored in register SC0BUF.





Note: There is SC1MOD (56H) in Channel1

Figure 3.11 (2) Serial Mode Control Register (channel 0, SC0MOD)




Note: Serial control register for channel 1 is SC1CR (55H).

Note: As all error flags are cleared after reading do not test only a single bit with a bit-

testing instruction.

Figure 3.11 (3) Serial Control Register (channel, SCOCR)



Note: • Set TRUN < PRRUN > to "1" when the band rate generator is used.

• Don't read from or write to BROCR register during sending or receiving.

Figure 3.11 (4) Serial Channel Control (channel 0, BROCR)




Figure 3.11 (5) Serial Transmission / Receiving Buffer Registers (channel 0, SCOBUF)






Figure 3.11 (6) Serial Mode Control Register (Channel 1, SC1MOD)



Note: As all error flags are cleared after reading, do not test only a single bit with a bittesting instruction.

Figure 3.11 (7) Serial Control Register (Channel 1, SC1CR)



Note: • To use baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN mode.

• Don't read from or write to BR1CR register during sending or receiving.

Figure 3.11 (8) Baud Rate Generator Control Register (channel 0, BROCR)




Figure 3.11 (9) Serial Transmission / Receiving Buffer Registers (channel 1, SC1BUF)




Figure 3.11 (11) Port 9 Open Drain Enable Register (ODE)

## 3.11.2 Configuration

Figure 3.11 (12) shows the block diagram of the serial channel 0.




Figure 3.11 (12) Block Diagram of the Serial Channel 0

----- Serial clock generation circuit -------BR1CR < BR1CK1, 0 > TOOTRG (Timer 0 comparator output) **UART** ector φT0 (fc/4) Selector SIOCLK ector ¦φT2 (fc/16) Presca φT8 (fc/64) Sel Se φT32 (fc/256) Baud rate SC1MOD SC1MOD generator <SC1, 0> <SM1, 0>  $\phi$  1 (fc/2) -÷2 I/O interface mode SCLK1 □ Sel input (Shared by P95) sc1MOD <10C> SCLK1 INTRX1 INTTX1 Output (Shared by P95) SC1MOD Serial channel Transmission counter (UART only ÷ 16) counter (UART only ÷ 16) <WU>⇒ interrupt control RXDCLK V TXDCLK ↓ SC1MOD Receive Transmission <RXE control control SC1CR <PE> <EVEN> Parity control RxD0 □ Receive buffer1(Shift register) (Shared by P94) Error flag TxD0 RB8 Receive buffer2 (SC1BUF) TB8 Transmission buffer (SC1BUF) (Shared by P93) SC1CR Internal bus

Figure 3.11 (13) shows the block diagram of the serial channel 1.

Figure 3.11 (13) Block Diagram of the Serial Channel 1

### Baud Rate Generator

Baud rate generator comprises a circuit that generates transmission and receiving clocks to determine the transfer rate of the serial channel.

The input clock to the baud rate generator,  $\phi$ T0 (fc/4),  $\phi$ T2 (fc/16),  $\phi$ T8 (fc/64), or  $\phi$ T32 (fc/256) is generated by the 9-bit prescaler which is shared by the timers. One of these input clocks is selected by the baud rate generator control register BR0CR/BR1CR<BR0CK1, 0/BR1CK1, 0>.

The baud rate generator includes a 4-bit frequency divider, which divides frequency by 2 to 16 values to determine the transfer rate.

How to calculate a transfer rate when the baud rate generator is used is explained below.

• UART mode

• I/O interface mode

Transfer rate = 
$$\frac{\text{Input clock of baud rate generator}}{\text{Frequency divisor of baud rate generator}} \div 2$$

The relation between the input clock and the source clock (fc) is as follows.

$$\phi$$
T0=fc/4  
 $\phi$ T2=fc/16  
 $\phi$ T8=fc/64  
 $\phi$ T32=fc/256

Accordingly, when source clock fc is 12.288 MHz, input clock is  $\phi$ T2 (fc/16), and frequency divisor is 5, the transfer rate in UART mode becomes as follows:

Transfer rate = 
$$\frac{\text{fc/16}}{5}$$
 ÷ 16  
=  $12.288 \times 10^6 / 16 / 5 / 16 = 9600 \text{ (bps)}$ 

Table 3.11 (1) shows an example of the transfer rate in UART mode.

Also with 8-bit timer 0, the serial channel can get a transfer rate. Table 3.9 (2) shows an example of baud rate using timer 0.

Table 3.11 (1) Selection of Transfer Rate (1) (When Baud Rate Generator Is Used)

					Unit (Kbps)
fc [MHz]	Input clock Frequency divisor	φT0 (fc/4)	φT2 (fc/16)	φT8 (fc/64)	φT32 (fc/256)
9.830400	2	76.800	19.200	4.800	1.200
1	4	38.400	9.600	2.400	0.600
1	8	19.200	4.800	1)200	0.300
1	0	9.600	2.400	0.600	0.150
12.288000	5	38.400	9.600	2.400	0.600
1	А	19.200	4.800	1.200	0.300
14.745600	3	76.800	19.200	4.800	1.200
1	6	38.400	9.600	2.400	0.600
<u></u>	С	19.200	4.800	1.200	0.300

Note: Transfer rate in I/O interface mode is 8 times as fast as the values given in the above table.

		( 1 )			· · · · · · · · · · · · · · · · · · ·
TREGO fc	12.288 MHz	12 MHz	9.8304 MHz	8 MHz	6.144 MHz
1H	96		76.8	62.5	48
2H	48		38.4	31.25	24
3H	32	31.25			16
4H	(24/\)		19.2		12
5H //	19.2	~ (7)	7		9.6
8H	12		9.6		6
АН	9.6		•		4.8
10H	6		4.8		3
14H	4.8	>			2.4

How to calculate the transfer rate (when timer 0 is used):

Transfer rate = 
$$\frac{\text{fc}}{\text{TREG0} \times 8 \times 16}$$

- (When Timer 0 (input clock  $\phi$ T1) is used)

Input clock of timer 0

$$\phi T1 = fc/8$$
 $\phi T4 = fc/32$ 
 $\phi T16 = fc/128$ 

Note: Timer 0 match detect signal cannot be used as the transfer clock in I/O interface mode.

### 2 Serial Clock Generation Circuit

This circuit generates the basic clock for transmitting and receiving data.

1) I/O interface mode (channel 1 only)

When in SCLK output mode with the setting of SCOCR/SC1CR < IOC > = "0", the basic clock will be generated by dividing by 2 the output of the baud rate generator described before. When in SCLK input mode with the setting of SCOCR/SC1CR < IOC > = "1", the rising edge or falling edge will be detected according to the setting of SCOCR/SC1CR < SCLKS > register to generate the basic clock.

2) Asynchronous Communication (UART) mode

According to the setting of SC0CR/SC1CR < SC1, 0>, the above baud rate generator clock, internal clock  $\phi$ 1 (500 kbps @ fc=16 MHz), or the match detect signal from timer 0 will be selected to generate the basic clock SIOCLK.

③ Receiving Counter

The receiving counter is a 4-bit binary counter used in asynchronous communication (UART) mode and counts up by SIOCLK clock. 16 pulses of SIOCLK are used for receiving 1 bit of data, and the data bit is sampled three times at 7th, 8th and 9th clock.

With the three samples, the received data is evaluated by the rule of majority.

For example, if the sampled data bit is "1", "0" and "1" at 7th, 8th and 9th clock respectively, the received data is evaluated as "1". The sampled data "0", "0" and "1" is evaluated that the received data is "0".

- 4 Receiving Control
  - 1) I/O interface mode

When in SCLK output mode with the setting of SC0CR/SC1CR < IOC > = "0", RxD0/1 signal will be sampled at the rising edge of shift clock which is output to SCLK0/1 pin.

When in SCLK input mode with the setting SC0CR/SC1CR < IOC > = "1" RxD0/1 signal will be sampled at the rising edge or falling edge of SCLK input according to the setting of SC0CR/SC1CR < SCLKS > register.

2) Asynchronous communication (UART) mode

The receiving control has a circuit for detecting the start bit by the rule of majority. When two or more "0" are detected during 3 samples, it is recognized as start bit and the receiving operation is started.

Data being received are also evaluated by the rule of majority.

## ⑤ Receiving Buffer

To prevent overrun error, the receiving buffer has a double buffer structure.

Received data are stored one bit by one bit in the receiving buffer 1 (shift register type). When 7 bits or 8 bits of data is stored in the receiving buffer 1, the stored data are transferred to another receiving buffer 2 (SC0BUF/SC1BUF), generating an interrupt INTRX0/INTRX1. The CPU reads only receiving buffer 2 (SC0BUF/SC1BUF). Even before the CPU reads the receiving buffer 2 (SC0BUF/SC1BUF), the received data can be stored in the receiving buffer 1. However, unless the receiving buffer 2 (SC0BUF/SC1BUF) is read before all bits of the next data are received by the receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of the receiving buffer 1 will be lost, although the contents of the receiving buffer 2 and SC0CR<RB8>/SC1CR<RB8>is still preserved.

The parity bit added in 8-bit UART mode and the most significant bit (MSB) in 9-bit UART mode are stored in SCOCR < RB8 > / SC1CR < RB8 >.

When in 9-bit UART mode, the wake-up function of the slave controllers is enabled by setting SC0MOD<WU>/SC1MOD<WU> to "1", and interrupt INTRX0/INTRX1 occurs only when SC0CR<RB8>/SC1CR<RB8>is set to "1".

### **6** Transmission Counter

Transmission counter is a 4-bit binary counter which is used in asynchronous communication (UART) mode and, like a receiving counter, counts by SIOCLK clock, generating TxDCLK every 16 clock pulses.



Figure 3.11 (14) Generation of Transmission Clock

# Transmission Controller

### 1) I/O interface mode

In SCLK output mode with the setting of SC0CR/SC1CR < IOC> = "0", the data in the transmission buffer are output bit by bit to TxD0/1 pin at the rising edge of shift clock which is output from SCLK0/1 pin.

In SCLK input mode with the setting of SC0CR/SC1CR<IOC>="1", the data in the transmission buffer are output bit by bit to TxD0/1 pin at the rising edge or falling edge of SCLK input according to the setting of SC0CR/SC1CR<SCLKS> register.

#### 2) Asynchronous communication (UART) mode


When transmission data are written in the transmission buffer sent from the CPU, transmission starts at the rising edge of the next TxDCLK, generating a transmission shift clock TxDSFT.

#### Handshake function

Serial channel 0 has a  $\overline{\text{CTS0}}$  pin. Using this pin, data can be sent in units of one frame; thus, overrun errors can be avoided. The handshake function is enabled/disabled by SC0MOD<CTSE>.

When the  $\overline{\text{CTS0}}$  pin goes high, after completion of the current data send, data send is halted until the  $\overline{\text{CTS0}}$  pin goes low again. The INTTX0 Interrupts are generated, requests the next send data to the CPU.

Though there is no  $\overline{RTS}$  pin, a handshake function can be easily configured by setting any port assigned to the  $\overline{RTS}$  function. The  $\overline{RTS}$  should be output "High" to request data send halt after data receive is completed by a software in the RXD interrupt routine.



Note 1: If the CTS signal falls during transmission, the next data is not sent after the completion of the current transmission.

Note 2: Transmission starts at the first TxDCLK clock fall after the CTS signal falls.

Figure 3.11 (16) Timing of CTS (Clear to send)

010289

#### (8) Transmission Buffer

Transmission buffer (SC0BUF/SC1BUF) shifts out and sends the transmission data written from the CPU from the least significant bit (LSB) in order, using transmission shift clock TxDSFT which is generated by the transmission control. When all bits are shifted out, the transmission buffer becomes empty and generates INTTX0/INTTX1 interrupt.

#### Parity Control Circuit

When serial channel control register SC0CR < PE > /SC1CR < PE > is set to "1", it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART or 8-bit UART mode. With SC0CR < EVEN > / SC1CR < EVEN > register, even (odd) parity can be selected.

For transmission, parity is automatically generated according to the data written in the transmission buffer SCBUF, and data are transmitted after being stored in SC0BUF<TB7>/SC1BUF<TB7> when in 7-bit UART mode while in SC0MOD <TB8> / SC1MOD <TB8> when in 8-bit UART mode. <PE> and <EVEN> must be set before transmission data are written in the transmission buffer.

For receiving, data are shifted in the receiving buffer 1, and parity is added after the data are transferred in the receiving buffer 2 (SC0BUF/SC1BUF), and then compared with SC0BUF < RB7 > /SC1BUF < RB7 > when in 7-bit UART mode and with SC0MOD < RB8 > /SC1MOD < RB8 > when in 8-bit UART mode. If they are not equal, a parity error occurs, and SC0CR < PERR > /SC1CR < PERR > flag is set.

#### Error Flag

Three error flags are provided to increase the reliability of receiving data.

#### 1. Overrun error <OERR>

If all bits of the next data are received in receiving buffer 1 while valid data are stored in receiving buffer 2 (SCBUF0/1), an overrun error will occur.

#### 2. Parity error < PERR>

The parity generated for the data shifted in receiving buffer 2 (SCBUF0/1) is compared with the parity bit received from RxD pin. If they are not equal, a parity error occurs.

#### 3. Framing error < FERR>

The stop bit of received data is sampled three times around the center. If the majority is "0", a framing error occurs.

# ① Generating Timing

## 1) UART mode

#### Receiving

Mode	9 Bit	8 Bit + parity	8 Bit, 7 Bit + parity, 7 Bit
Interrupt timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit
Framing error timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error timing		Center of last bit (parity bit)	
Overrun error timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit

### Transmitting

Mode	9 Bit 8 Bit + parity 8 Bit, 7 Bit + parity, 7 Bit
Interrupt timing	Just before stop bit is transmitted. ←

# 2) I/O interface mode

Transmission	SCLK output mode	Immediately after rise of last SCLK signal. (See figure 3.11 (19). )
Interrupt timing	SCLK input mode	Immediately after rise of last SCLK signal (rising mode), or immediately after fall in falling mode. (See figure 3.11 (20).)
Receiving Interrupt	SCLK output mode	Timing used to transfer received data to data receive buffer 2 (SCOBUF/SC1BUF) (that is, immediately after last SCLK). (See figure 3.11 (21).)
timing	SCLK input mode	Timing used to transfer received data to data receive buffer 2 (SCOBUF/SC1BUF) (that is, immediately after last SCLK). (See figure 3.11 (22).)

#### 3.11.3 Operational Description

### (1) Mode 0 (I/O interface mode)

This mode is used to increase the number of I/O pins of for transmitting or receiving data to or from the external shifter register.

This mode includes SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.




Figure 3.11 (17) Example of SCLK Output Mode Connection




Figure 3.11 (18) Example of SCLK Input Mode Connection

### ① Transmission

In SCLK output mode, 8-bit data and synchronous clock are output from TxD pin and SCLK pin, respectively, each time the CPU writes data in the transmission buffer. When all data is output, INTESO<ITXOC>/INTES1<ITX1C> will be set to generate INTTXO/1 interrupt.




Figure 3.11 (19) Transmitting Operation in I/O Interface Mode (SCLK Output Mode)

In SCLK input mode, 8-bit data are output from TxD0/1 pin when SCLK input becomes active while data are written in the transmission buffer by CPU.

When all data are output, INTES0<ITX0C>/INTES1<ITX1C> will be set to generate INTTX0/1 interrupt.




Figure 3.11 (20) Transmitting Operation in I/O Interface Mode (SCLK Input Mode)

### 2 Receiving

In SCLK output mode, synchronous clock is outputted from SCLK pin and the data are shifted in the receiving buffer 1 whenever the receive interrupt flag INTES0<IRX0C>/INTES1<IRX1C> is cleared by reading the received data. When 8-bit data are received, the data will be transferred in the receiving buffer 2 (SC0BUF/SC1BUF) at the timing shown below, and INTES0<IRX0C>/INTES1<IRX1C> will be set again to generate INTRX0/1 interrupt.




Figure 3.11 (21) Receiving Operation in I/O Interface Mode (SCLK Output Mode)

In SCLK input mode, the data is shifted in the receiving buffer 1 when SCLK input becomes active while the receive interrupt flag INTES0<IRX0C>/INTES1<IRX1C> is cleared by reading the received data. When 8-bit data is received, the data will be shifted in the receiving buffer 2 (SC0BUF/SC1BUF) at the timing shown below, and INTES0<IRX0C>/INTES1<IRX1C> will be set again to generate INTRX0/1 interrupt.




Figure 3.11 (22) Receiving Operation in I/O Interface Mode (SCLK Input Mode)

Note: For data receiving, the system must be placed in the receive enable state (SC0MOD/SC1MOD < RXE > = "1")

#### (2) Mode 1 (7-bit UART Mode)

7-bit mode can be set by setting serial channel mode register SC0MOD <SM1,0> / SC1MOD <SM1,0> to "01".

In this mode, a parity bit can be added, and the addition of a parity bit can be enabled or disabled by serial channel control register SC0CR<PE>/SC1CR<PE>, and even parity or odd parity is selected by SC0CR < EVEN>/SC1CR < EVEN> when < PE> is set to "1" (enable).

Setting example: When transmitting data with the following format, the control registers should be set as described below. Channel 0 is explained here.



```
7 6 5 4 3 2 1 0
       ← X X - - - - 1
P9CR
                                Select P90 as the TxD pin.
       ← X X - X - X X 1
P9FC
                                  Set 7-bit UART mode.
SCOMOD \leftarrow X 0 - X 0 1 0 1
SCOCR ← X 1 1 X X X 0 0
                                  Add an even parity.
                                  Set transfer rate at 2400 bps.
BROCR ← 0 X 1 0 0 1 0 1
                                  Start the prescaler for the baud rate generator.
TRUN
       ← 1 X - - - -
                                  Enable INTTX0 interrupt and set interrupt level 4.
INTES0 ← 1 1 0 0 - - - -
SC0BUF ← * * *
                                  Set data for transmission.
    Note: X; Don't care
                                 No change
```

#### (3) Mode 2 (8-bit UART Mode)

8-bit UART mode can be specified by setting SC0MOD<SM1, 0>/SC1MOD<SM1, 0> to "10". In this mode, parity bit can be added, the addition of a parity bit is enabled or disabled by SC0CR<PE>/SC1CR<PE>, and even parity or odd parity is selected by SC0CR<EVEN>/SC1CR<EVEN> when <PE> is set to "1" (enable).

Setting example: When receiving data with the following format, the control register should be set as described below.



#### Main setting

```
7 6 5 4 3 2 1 0
                                        Select P91 (RxD) as the input pin.
             ← X X - - - 0 -
     P9CR
     SCOMOD \leftarrow - 0 1 X 1 0 0 1
                                        Enable receiving in 8-bit UART mode.
                                        Add an odd parity.
     SCOCR ← X 0 1 X X X 0 0
                                        Set transfer rate at 9600 bps.
     BROCR + 0 X 0 1 0 1 0 1
            ← 1 X - - - - -
                                        Start the prescaler for the baud rate generator.
                                        Enable INTTX0 interrupt and set interrupt level 4.
     INTES0 ← - - - 1 1 0 0
Interrupt processing
     Acc ← SCOCR AND 00011100
                                        Check for error.
     if Acc ≠ 0 then ERROR
     Acc ← SCOBUF
                                        Read the received data.
          Note: X; Don't care
                                   -; No change
```


### (4) Mode 3 (9-bit UART Mode)

9-bit UART mode can be specified by setting SC0MOD<SM1, 0>/SC1MOD<SM 1, 0> to "11". In this mode, parity bit cannot be added.

For transmission, the MSB (9th bit) is written in SCMOD <TB8>, while in receiving it is stored in SCCR<RB8>. For writing and reading the buffer, the MSB is read or written first then SC0BUF/SC1BUF.

#### Wake-up function

In 9-bit UART mode, the wake-up function of slave controllers is enabled by setting SC0MOD < WU > /SC1MOD < WU > to "1". The interrupt INTRX1/INTRX0 occurs only when < RB8> = 1.




Note: TxD pin of the slave controllers must be in open drain output mode.

Figure 3.11 (23) Serial Link Using Wake-Up Function

#### Protocol

- ① Select the 9-bit UART mode for the master and slave controllers.
- ② Set SC0MOD<WU>/SC1MOD<WU> bit of each slave controller to "1" to enable data receiving.
- The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (bit 8) < TB8 > is set to "1".



- 4 Each slave controller receives the above frame, and clears WU bit to "0" if the above select code matches its own select code.
- The master controller transmits data to the specified slave controller whose SC0MOD<WU>/SC1MOD<WU> bit is cleared to "0". The MSB (bit 8)<TB8> is cleared to "0".




6 The other slave controllers (with the <WU> bit remaining at "1") ignore the receiving data because their MSBs (bit 8 or <RB8>) are set to "0" to disable the interrupt INTRX0/INTRX1.

The slave controllers (<WU>=0) can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.



Setting example: To link two slave controllers serially with the master controller, and use the internal clock  $\phi 1$  (fc/2) as the transfer clock.



Since serial channels 0 and 1 operate in exactly the same way, channel 0 is used for the purposes of explanation.

#### • Setting the master controller

Main

P9CR  $\leftarrow$  X X - - - - 0 1

P9FC  $\leftarrow$  X X - X - X X 1

INTESO  $\leftarrow$  1 1 0 0 1 1 0 1

Enable INTTX0 and set the interrupt level 4.

Enable INTTX0 and set the interrupt level 5.

SCOMOD  $\leftarrow$  1 0 1 0 1 1 1 0

SCOBUF  $\leftarrow$  0 0 0 0 0 0 0 1

Set the select code for slave controller 1.

INTTX0 interrupt

SCOMOD  $\leftarrow$  0 - - - - - - - Sets TB8 to 0".

• Setting the slave controller 2

 Main
 P9CR ← X X - - - 0 1
 Select P91 as RxD pin and P90 as TxD pin (open drain output).

 P9FC ← X X - X - X X 1
 output).

 ODE ← X X X X X X - 1
 Enable INTRX0 and INTTX0.

 SC0MOD ← 0 0 1 1 1 1 1 0
 Set <WU> to "1" in the 9-bit UART transmission mode with transfer clock φ1 (fc/2).

Set data for transmission.

INTRX0 interrupt

SCOBUF ← \*

Acc  $\leftarrow$  SCOBUF if Acc = Select code Then SCOMOD4  $\leftarrow$  - - - 0 - - - - Clear < WU> to "0".

#### 3.12 Analog/Digital Converter

externally.

TMP96C141B has a high-speed analog / digital converter (A/D converter) with 4-channel analog input that features 10-bit successive approximation.

Figure 3.12 (1) shows the block diagram of the A/D converter. 4-channel analog input pins (AN3 to AN0) are shared by input-only port P5 and so can be used as input port.




Figure 3.12 (1) Block Diagram of A/D Converter

Note 1: This A/D converter does not have a built-in sample and hold circuit. Therefore, when A/D converting high-frequency signals, connect a sample and hold circuit

Note 2:To lower the power supply current in IDLE or STOP mode, depending on the timing, standby mode can be entered with the internal comparator in enable state. Thus, stop A/D conversion before executing the HALT instruction.

The ladder resister between  $V_{REF}$  -AGND cannot be disconnected internally.




Figure 3.12 (2) A/D Control Register

ADREG01
(0060H)

		7	6		5		4		3		2	1	0	
L	bit Symbol	ADR01	ADR00	·		<u></u>		<u> </u>				/		$\overline{}$
	Read/Write							R						
	After reset	Unde	fined		1		1		1	-	1	1	1	
	Function	Lower 2 bits of A/D result for AN0 are stored.									14			

ADREG0H (0061H)

	7	6	5	4	3	2 1	0			
bit Symbol	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04 ADR03	ADR02			
Read/Write		R								
After reset		Undefined								
Function	Upper 8 b	Upper 8 bits of A/D result for AN0 are stored.								

ADREG1L (0062H)

		7	6	5	4	3	2	$C_{\Sigma}$		0
ᅵ	bit Symbol	ADR11	ADR10			<i>y</i>				/
	Read/Write			(	R		-(0)	7/		
	After reset	Unde	fined	10	17	1	\ \\\	i))1	i	1
	Function	Lower 2 b	its of A/D	result for Al	N1 are stored.					

ADREG1H (0063H)

		7	6 5	4 3	2	1	0			
1	bit Symbol	ADR19	ADR18 ADR17	ADR16 ADR15	ADR14	ADR13	ADR12			
	Read/Write			R						
	After reset		Undefined							
	Function	Upper 8 b	pper 8 bits of A/D result for AN1 are stored.							

Figure 3.12 (3-1) A/D Conversion Result Register (ADREGO, 1)

6 5 4 3 2 0 1 ADREG2L (0064H) ADR21 ADR20 bit Symbol Read/Write R Undefined After reset Lower 2 bits of A/D result for AN2 are stored. Function 6 5 4 3 2 0 7 ADREG2H (0065H) bit Symbol ADR29 ADR28 ADR27 ADR26 ADR25 ADR24 ADR23 ADR22 Read/Write R Undefined After reset Upper 8 bits of A/D result for AN2 are stored. **Function** 7 6 5 4 ADREG31 (0066H) bit Symbol ADR31 ADR30 Read/Write R Undefined After reset Lower 2 bits of A/D result for AN3 are stored. **Function** 6 5 4 3 0 2 ADREG3H (0067H) ADR39 ADR37 ADR32 ADR38 ADR36 ADR35 ADR34 ADR33 bit Symbol Read/Write R Undefined After reset

Figure 3.12 (3-2) A/D Conversion Result Register (ADREG2, 3)

Upper 8 bits of A/D result for AN3 are stored.

Function/

#### 3.12.1 Operation

### (1) Analog Reference Voltage

High analog reference voltage is applied to the VREF pin, and the low analog reference voltage is applied to AGND pin.

The reference voltage between VREF and AGND is divided by 1024 using ladder resistance, and compared with the analog input voltage for A/D conversion.

#### (2) Analog Input Channels

Analog input channel to select depends on the operation mode of the A/D converter.

In fixed analog input mode, one channel is selected by ADMOD<ADCH1,0> among four pins: AN0 to AN3.

In analog input channel scan mode, the number of channels to be scanned from AN0 is specified by ADMOD<ADCH1,0>, such as AN0 $\rightarrow$ AN1, AN0 $\rightarrow$ AN1 $\rightarrow$ AN2, and AN0 $\rightarrow$ AN1 $\rightarrow$ AN2 $\rightarrow$ AN3.

When reset, A/D conversion channel register will be initialized to ADMOD<ADCH1,0>=00, so that ANO pin will be selected.

The pins which are not used as analog input channel can be used as ordinary input port P5.

#### (3) Starting A/D Conversion

A/D conversion starts when A/D conversion register ADMOD<ADS> is written "1". When A/D conversion starts, A/D conversion busy flag ADMOD<ADBF> which indicates "A/D conversion is in progress" will be set to "1".

### (4) A/D Conversion Mode

Both fixed A/D conversion channel mode and A/D conversion channel scan mode have two conversion modes, i.e., single and repeat conversion modes.

In fixed channel repeat mode, conversion of specified one channel is executed repeatedly.

In scan repeat mode, scanning from AN0,  $\cdots \rightarrow$  AN3 is executed repeatedly.

A/D conversion mode is selected by ADMOD < REPET, SCAN >.

#### (5) A/D Conversion Speed Selection

There are two A/D conversion speed modes: high speed mode and low speed mode. The selection is executed by ADMOD < ADCS > register.

When reset, ADMOD<ADCS> will be initialized to "0", so that high speed conversion mode will be selected.

#### (6) A/D Conversion End and Interrupt

• A/D conversion single mode

ADMOD < EOCF > for A/D conversion end will be set to "1", ADMOD < ADBF > flag will be reset to "0", and INTAD interrupt will be enabled when A/D conversion of specified channel ends in fixed conversion channel mode or when A/D conversion of the last channel ends in channel scan mode.

#### • A/D conversion repeat mode

For both fixed conversion channel mode and conversion channel scan mode, INTAD should be disabled when in repeat mode. Always set the INTEOAD at "000", that disables the interrupt request.

Write "0" to ADMOD<REPET> to end the repeat mode. Then, the repeat mode will be exited as soon as the conversion in progress is completed.

When A/D conversion changes to the halt state of IDLE and STOP mode, even if in A/D converting state, A/D converter immediately stops the operation. After releasing the halt, the conversion does not restart.

### (7) Storing the A/D Conversion Result

The results of A/D conversion are stored in ADREG0 to ADREG3 registers for each channel. In repeat mode, the registers are updated whenever conversion ends.

ADREG0 to ADREG3 are read-only registers.

### (8) Reading the A/D Conversion Result

The results of A/D conversion are stored in ADREG0 to ADREG3 registers. When the contents of one of ADREG0 to ADREG3 registers are read, ADMOD<EOCF> will be cleared to "0".

Setting example:

① When the analog input voltage of the AN3 pin is A/D converted and the result is stored in the memory address FF10H by A/D interrupt INTAD routine

Main setting

INTEOAD ← 1 1 0 0 - - - 
ADMOD ← X X 0 0 0 1 1 1

Enable INTAD and set interrupt level 4.

Specify AN3 pin as an analog input channel and starts A/D conversion in high speed mode.

INTAD routine

WA

WA ← ADREG3

Read ADREG3L and ADREG3H values and write to WA (16 bit)

>> 6 Righ

Right-shifts WA six times and writes 0 in upper

(00FF10H)← WA

Writes contents of WA in memory at FF10H

When the analog input voltage of AN0 to AN2 pins is A/D converted in high speed conversion channel scan repeat mode

INTEOAD ← 1 0 0 0 - - - -

Disable INTAD.

 Start the A/D conversion of analog input channels AN0 to AN2 in the high-speed scan repeat mode.

Note: X; Don't care -; No change

### 3.13 Watchdog Timer (Runaway Detecting Timer)

TMP96C141B is containing watchdog timer of Runaway detcting.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt to notify the CPU of the malfunction, and outputs 0 externally from watchdog timer out pin WDTOUT to notify the peripheral devices of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset.

#### 3.13.1 Configuration

Figure 3.13 (1) shows the block diagram of the watchdog timer (WDT).





Figure 3.13 (1) Block Diagram of Watchdog Timer

The watchdog timer is a 22-stage binary counter which uses  $\phi(\text{fc/2})$  as the input clock. There are four outputs from the binary counter:  $2^{16}/\text{fc}$ ,  $2^{18}\text{fc}$ ,  $2^{20}/\text{fc}$ , and  $2^{22}/\text{fc}$ . Selecting one of the outputs with the WDMOD register generates a watchdog interrupt, and outputs watchdog timer out when an overflow occurs.

Since the watchdog timer out pin (WDTOUT) outputs "0" due to a watchdog timer overflow, the peripheral devices can be reset. The watchdog timer out pin is set to 1 by clearing the watchdog timer (by writing a clear code 4EH in the WDCR register). In other words, the WDTOUT keeps outputting "0" until the clear code is written.

The watchdog timer out pin can also be connected to the reset pin internally. In this case, the watchdog timer out pin ( $\overline{WDTOUT}$ ) outputs 0 at 8 to 20 states (800 ns to 2  $\mu$ s @ 20 MHz) and resets itself.



#### 3.13.2 Control Registers

Watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog Timer Mode Register (WDMOD)
  - ① Setting the detecting time of watchdog timer <WDTP>

This 2-bit register is used to set the watchdog timer interrupt time for detecting the runaway. This register is initialized to WDMOD<WDTP1, 0>=00 when reset, and therefore  $2^{16}$ /fc is set. (The number of states is approx. 32,768.)

② Watchdog timer enable/disable control register < WDTE >

When reset, WDMOD < WDTE > is initialized to "1" enable the watchdog timer. To disable, it is necessary to clear this bit to "0" and write the disable code (B1H) in the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return from the disable state to enable state by merely setting <WDTE> to "1".

③ Watchdog timer out reset connection < RESCR >

This register is used to connect the output of the watchdog timer with RESET terminal, internally. Since WDMOD < RESCR > is initialized to 0 at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog Timer Control Register (WDCR)

This register is used to disable and clear of binary counter the watchdog timer function.

• Disable control

By writting the disable code (B1H) in this WDCR register after clearing WDMOD<WDTE> to "0", the watchdog timer can be disabled.

Enable control

Set WDMOD < WDTE > to "1".

Watchdog timer clear control

The binary counter can be cleared and resume counting by writing clear code (4EH) into the WDCR register.

WDCR  $\leftarrow 0 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0$  Write the clear code (4EH).





Figure 3.13 (4) Watchdog Timer Mode Register



#### 3.13.3 Operation

The watchdog timer generates interrupt INTWD after the detecting time set in the WDMOD<WDTP1, 0>register and outputs a low level signal. The watchdog timer must be zero-cleared by software before an INTWD interrupt is generated. If the CPU malfunctions (runaway) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter overflows and an INTWD interrupt is generated. The CPU detects malfunction (runaway) due to the INTWD Interrupt and it is possible to return to normal operation by an anti-mulfunction program. By connecting the watchdog timer out pin to peripheral devices' resets, a CPU malfunction can also be acknowledged to other devices.

The watchdog timer restarts operation immediately after resetting is released.

The watchdog timer stops its operation in the IDLE and STOP modes. In the bus releasing, the watchdog timer continues the countting. In the RUN mode, the watchdog timer is enabled.

However, the function can be disabled when entering the RUN mode.

Example: ① Clear the binary counter

WDCR + 0 1 0 0 1 1 1 0

Write clear code (4EH).

2 Set the watchdog timer detecting time to 2<sup>18</sup>/fc

3 Disable the watchdog timer.

Clear WDTE to "0". Write disable code (B1H).

4 Set IDLE mode.

 $WDMOD \leftarrow 0 - - - 1 0 X X$ 

Disables WDT and sets IDLE mode.

WDCR ← 1 0 1 1 0 0 0 1 Executes HALT command

Set the standby mode

5 Set the STOP mode (warming up time:  $2^{16}/\text{fc}$ )

-(-1)01XX

Set the STOP mode.

Executes HALT command. Execute HALT instruction. Set the standby

mode.

### 4. Electrical Characteristics

### 4.1 Absolute Maximum Ratings (TMP96C141BF)

Parameter	Symbol	Rating	Unit
Power Supply voltage	V cc	- 0.5 to 6.5	V
Input voltage	VIN	- 0.5 to Vcc + 0.5	V
Output Current (total)	ΣIOL	100	mA
Output Current (total)	ΣΙΟΗ	- 100	mA
Power Dissipation (Ta = $70^{\circ}$ C)	PD	500	mW
Soldering Temperature (10 s)	T SOLDER	260	C
Storage temperature	T STG	-65 to 150	C
Operating temperature	T OPR	-40 to 85	700)

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.



### 4.2 DC Characteristics (TMP96C141BF)

Vcc =  $5 \text{ V} \pm 10\%$ , TA = -40 to 85% (4 to 16 MHz) TA = -20 to 70% (4 to 20 MHz)

(Typical values are for Ta = 25% and Vcc = 5 V)

			(	172	
Parameter	Symbol	Test Condition	Min	Max	Unit
Input Low Voltage (AD0 – 15) P2, P3, P4, P5, P6, P7, P8, P9 RESET,NMI,INT0(P87) EA X1	V IL V IL1 V IL2 V IL3 V IL4		-0.3 -0.3 -0.3 -0.3 -0.3	0.8 0.3 Vcc 0.25 Vcc 0.3 0.2 Vcc	<<<<
Input High Voltage (AD0 – 15) P2, P3, P4, P5, P6, P7, P8, P9 RESET, NMI, INTO (P87) EA X1	VIH VIH1 VIH2 VIH3 VIH4		2.2 0.7 Vcc 0.75 Vcc Vcc – 0.3 0.8 Vcc	Vcc + 0.3 Vcc + 0.3 Vcc + 0.3 Vcc + 0.3 Vcc + 0.3	>>>>
Output Low Voltage	V OL	I OL = 1.6 mA ( ( / / < \	^ (	0.45	V
Output High Voltage	V OH V OH1 V OH2	I OH = - 400 μA I OH = - 100 μA I OH = - 20 μA	2.4 0.75 Vcc 0.9 Vcc		>>>
Darlington Drive Current (8 Output Pins max.)	IDAR	V EXT = 1.5 V R EXT = 1.1 kΩ	-1.0	- 3.5	mΑ
Input Leakage Current Output Leakage Current	I LI I LO	0.0≦ Vin≦ Vcc 0.2≦ Vin≦ Vcc – 0.2	0.02 (Typ) 0.05 (Typ)	±5 ±10	μ <b>Α</b> μ <b>Α</b>
Operating Current (RUN) IDLE STOP (Ta = −40 to 85°C) STOP (Ta = 0 to 50°C)	l cc	f osc = 20MHz 0.2≤ Vin≤ Vcc - 0.2 0.2≤ Vin≤ Vcc - 0.2	21 (Typ) 1.7 (Typ) 0.2 (Typ)	50   10   50   10	mA mA μA μA
Power Down Voltage (@ STOP, RAM Back up)	V STOP	V JL2 = 0.2Vcc, V JH2 = 0.8Vcc	2.0	6.0	V
RESET Pull Up Resistor	R RST		50	150	kΩ
Pin Capacitance	(0))	tosc = 1 MHz		10	рF
Schmitt Width RESET, NMI, INTO (P87)	VTH		0.4	1.0 (Typ)	V
Programmable Pull Down Resistor	RKL	(7/s)	10	80	<b>k</b> Ω
Programmable Pull Up Resistor	RKH		50	150	<b>k</b> Ω

Note: I-DAR is guaranteed for a total of up to 8 ports.

#### 4.3 AC Electrical Characteristics (TMP96C141BF)

 $Vcc = 5 V \pm 10\%$ , TA = -40 to 85% (4 to 16 MHz) TA = -20 to 70% (4 to 20 MHz)

			Voriable		16 N	10-	20 1	20 MHz	
No.	Paramerer	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	One Barriad ( v)	4	50			wax	50	iviax	
	Osc. Period (= x)	tosc		250	62.5	$\sim$	/		ns
	CLK width	t <sub>CLK</sub>	2x – 40		85	$\langle \wedge \rangle$	60		ns
	A0 to 23 Valid → CLK Hold	t <sub>AK</sub>	0.5x - 20		11/	$\mathcal{D}$	5		ns
	CLK Valid → A0 to 23 Hold	t <sub>KA</sub>	1.5x – 70		24		5		ns
	A0 to 15 Valid → ALE fall	t <sub>AL</sub>	0.5x - 15	((	16		10		ns
	ALE fall → A0 to 15 Hold	t <sub>LA</sub>	0.5x - 15		16		10		ns
	ALE High width	t <sub>LL</sub>	x – 40		23		10		ns
	ALE fall → RD/WR fall	t <sub>LC</sub>	0.5x - 30	4/	<u> </u>		(-5)		ns
	RD/WR rise→ ALE rise	t <sub>CL</sub>	0.5x - 20		11	- (	5	~	ns
	A0 to 15 Valid $\rightarrow \overline{RD}/\overline{WR}$ fall	t <sub>ACL</sub>	x – 25	7/4	38		25	>	ns
	A0 to 23 Valid → RD/WR fall	t <sub>ACH</sub>	1.5x - 50	V/ ))	44	(	)) 25	\	ns
	RD/WR rise→ A0 to 23 Hold	tcA	0.5x - 20		11		(//5)	/	ns
	A0 to 15 Valid $\rightarrow$ D0 to 15 input	t <sub>ADL</sub>		3.0x – 45		143		105	ns
	A0 to 23 Valid $\rightarrow$ D0 to 15 input	t <sub>ADH</sub>		3.5x – 65		154	<i>V</i>	110	ns
	$\overline{RD}$ fall $\rightarrow$ D0 to 15 input	$t_{RD}$	( )	2.0x – 50		75		50	ns
	RD Low width	t <sub>RR</sub>	2.0x - 40		85		60		ns
17	$\overline{RD}$ rise $\rightarrow$ D0 to 15 Hold	tHR	o	(	( //0\^		0		ns
18	RDrise → A0 to 15output	trae	x – 15		48		35		ns
	WR Low width	tww	2.0x - 40		85		60		ns
20	D0 to 15 Valid $\rightarrow \overline{WR}$ rise	$t_{DW}$	2.0x – 50		75		50		ns
21	WR rise →D0 to 15 Hold	twp	0.5x – 10		21		15		ns
22	A0 to 23 Valid $\rightarrow \overline{\text{WAIT}}$ input $\binom{1\text{WAIT}}{+ \text{n mode}}$	taeh		3.5x - 90		129		85	ns
	A0 to 15 Valid $\rightarrow \overline{\text{WAIT}}$ input $\binom{1\text{WAIT}}{+ \text{n mode}}$	tAWL	^	3.0x - 80		108		70	ns
	A0 to 15 Valid $\rightarrow$ WAIT input $\binom{1WAIT}{+n \mod e}$ RD/WR fall $\rightarrow$ WAIT Hold $\binom{1WAIT}{+n \mod e}$	tcw	2.0x + 0		125		100		ns
25	A0 to 23 Valid→PORT input	t <sub>APH</sub>		2.5x - 120		36		5	ns
26	A0 to 23 Valid→PORT Hold	t <sub>APH2</sub>	2.5x + 50		206		175		ns
	WR rise → PORT Valid	t <sub>CP</sub>		200		200		200	ns
	A0 to 23 Valid → RAS fall		1.0x - 40		23		10		ns
29	A0 to 15 Valid → RAS fall	tASRL	0.5x - 15		16		10		ns
	RAS fall → D0 to 15 input	tRAC		2.5x - 70		86		55	ns
	RAS fall → A0 to 15 Hold	t <sub>RAH</sub>	0.5x - 15		16		10		ns
32	RAS Low width	tras	2.0x - 40		85		60		ns
	RAS High width	t <sub>RP</sub>	2.0x - 40		85		60		ns
	CAS fall → RAS rise	t <sub>RSH</sub>	1.0x – 35		28		15		ns
	RAS rise → CAS rise	t <sub>RSC</sub>	0.5x - 25		6		0		ns
	RAS fall → CAS fall	t <sub>RCD</sub>	1.0x - 40		23		10		ns
	CAS fall → D0 to 15 input	tCAC		1.5x – 65		29		10	ns
	CAS Low width	tcas	1.5x – 30		64		40	-	ns
39.	D0 to 15 Valid → CAS fall	t <sub>DS</sub>	0.5x - 15		16		10		ns
1							1		
		1		1					1


#### **AC Measuring Conditions**

● Output Level : High 2.2 V /Low 0.8 V , CL = 50 pF (However CL = 100pF for AD0 to AD15, A0 to A23, ALE, RD, WR, HWR, R/W, CLK, RAS, CAS0 to CAS2)


• Input Level : High 2.4 V /Low 0.45 V (AD0 to AD15)

High 0.8 Vcc /Low 0.2 Vcc (Except for AD0 to AD15)

### (1) Read Cycle



## (2) Write Cycle



## 4.4 A/D Conversion Characteristics (TMP96C141BF)

	Vcc =	5 V ± 10%, TA = -	40 to 85°C (4 to	16 MHz) TA =	= – 20 to 70℃ (4	to 20 MHz)
	Parameter	Symbol	Min	Тур.	Max	Unit
Analog referer	nce voltage	V <sub>REF</sub>	Vcc – 1.5		Vcc	
Analog referer	nce voltage	A <sub>GND</sub>	Vss		V\$s	V
Analog input v	oltage range	V <sub>AIN</sub>	Vss		Vcc	
Anlog current	for analog reference voltage	I <sub>REF</sub>	<	0,5	1.5	mA
4≦ fc	Low speed conversion mode	Error(Quantize		±1.5	± 4.0	
≦ 16 MHz	High speed conversion mode	error of ± 0.5		± 3.0	± 6.0	LCD
16≦ fc	Low speed conversion mode	LSB not		±1.5	± 4.0	LSB
≦ 20 MHz	High speed conversion mode	included)		± 4.0	± 8.0	

#### Serial Channel Timing – I/O Interface Mode

#### **SCLK Input Mode** (1)

 $Vcc = 5 V \pm 10\%$ ,  $TA = -40 \text{ to } 85^{\circ}C$  (4 to 16 MHz)  $TA = -20 \text{ to } 70^{\circ}C$  (4 to 20 MHz)

Dovometor	Cumahal	Varia	161	VIHz <	20 MHz		Unit	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
SCLK cycle	t <sub>SCY</sub>	16X		1		0.8		μS
Output Data $\rightarrow$ Rising edge of SCLK	toss	t <sub>SCY</sub> /2 – 5X – 50	>	137	$)_{/}^{\sim}$	100		ns
SCLK rising edge→ Output Data hold	t <sub>OHS</sub>	5X - 100	>	212	7/	150		ns
SCLK rising edge→ Input Data hold	t <sub>HSR</sub>	0		6	$\int$	0		ns
SCLK rising edge→ effective data input	t <sub>SRD</sub>		t <sub>SCY</sub> – 5X – 100		587		450	ns

(2) **SCLK Output Mode**  $Vcc = 5V \pm 10\%$ , TA = -40 to 85°C (4 to 16 MHz) TA = -20 to 70°C (4 to 20 MHz)

Dorometer		)) Varia	Variable			20 MHz		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
SCLK cycle (programmable)	t <sub>SCY</sub>	16X	8192X	1	512	0.8	409.6	μS
Output Data → SCLK rising edge	toss	t <sub>SCY</sub> – 2X – 150	1631	725		550		ns
SCLK rising edge→ Output Data hold	tons	2X – 80	7	45		20		ns
SCLK rising edge→ Input Data hold	t <sub>HSR</sub>	0	$\wedge$	0		0		ns
SCLK rising edge→ effective data input	t <sub>SRD</sub>		t <sub>SCY</sub> – 2X – 150		725		550	ns

## 4.6 Timer/Counter Input Clock (TI0, TI4, TI5, TI6, TI7)


Parameter	Symbol	Variable		16 MHz		20 MHz		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Clock Cycle	tvck	8X + 100		600		500		ns
Low level clock Pulse width	tvckL	4X + 40		290		240		ns
High level clock Pulse width	t <sub>VCKH</sub>	4X + 40	•	290		240		ns

### 4.7 Interrupt Operation


 $Vcc = 5 V \pm 10\%$ ,  $TA = -40 \text{ to } 85 ^{\circ} \text{ (4 to } 16 \text{ MHz)}$   $TA = -20 \text{ to } 70 ^{\circ} \text{ (4 to } 20 \text{ MHz)}$ 

Daniero et eu		Variable		16 MHz		20 N	Unit	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
NMI, INTO Low level Pulse width	t <sub>INTAL</sub>	4X		250		200		ns
NMI, INTO High level Pulse width	t <sub>INTAH</sub>	4X		250		200		ns
INT4 to INT7 Low level Pulse width	t <sub>INTBL</sub>	8X + 100		600		500		ns
INT4 to INT7 High level Pulse width	t <sub>INTBH</sub>	8X + 100		600	·	500		ns

# 4.8 Timing Chart for I/O Interface Mode



## 4.9 Timing Chart for Bus Request (BUSRQ) / BUS Acknowledge (BUSAK)



Cala al		V	/ariable	16 MHz		20 MHz		11 mile
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
t <sub>BRC</sub>	BUSRQ set-up time for CLK	120		120		120		ns
t <sub>CBAL</sub>	CLK→BUSAK falling edge		2.0x + 120		245		220	ns
t <sub>CBAH</sub>	CLK→BUSAK rising edge		0.5x + 40		71		65	ns
t <sub>ABA</sub>	Output Buffer is off to BUSAK	0	80	0	80	0	80	ns
t <sub>BAA</sub>	BUSAK to Output buffer is on.	0	80	0	80	0	80	ns


Note 1: The Bus will be released after the WAIT request is inactive, when the BUSRQ is set to "0" during "Wait" cycle.

Note 2: The internal programmable pull-down resistance is attanched.

Note 3: The internal programmable pull-up resistance is attanched.

CS2/CAS2 pin doesn't have programmable resistance. But pull-up resistance is attanched, when bus is released.

### 4.10 Typical characteristics



# 5. Table of Special Function Registers (SFRs)

(SFR; Special Function Register)

The special function registers (SFRs) include the I/O ports and peripheral control registers allocated to the 128-byte addresses from 000000H to 00007FH.

- (1) I/O port
- (2) I/O port control
- (3) Timer control
- (4) Pattern Generator control
- (5) Watch Dog Timer control
- (6) Serial Channel control
- (7) A/D converter control
- (8) Interrupt control
- (9) Chip Select / Wait control

#### Configuration of the table

Symbol	Name	Address	7 6	1 (0/	$\langle \hat{\gamma} \rangle$
					→bit Symbol
			\ \ \ \ \		→Read / Write
					→Initial value afrer reset
			9		→ Remarks
	•				

Table 5 I/O register address map

Address	Name	Address	Name	Address	Name	Address	Name
000000H	P0	20H	TRUN	40H	TREG6L	60H	ADREG0L
1H	P1	21H		41H	TREG6H	61H	ADREG0H
2H	P0CR	22H	TREG0	42H	TREG7L	62H	ADREG1L
3H		23H	TREG1	43H	TREG7H	63H	ADREG1H
4H	P1CR	24H	TMOD	44H	CAP3L (	7/64H	ADREG2L
5H	P1FC	25H	TFFCR	45H	CAP3H	65H	ADREG2H
6H	P2	26H	TREG2	46H	CAP4L	66H	ADREG3L
7H	P3	27H	TREG3	47H	САР4Н	67H	ADREG3H
8H	P2CR	28H	P0MOD	48H	T5MOD	) <b>∕</b> 68H	B0CS
9H	P2FC	29H	P1MOD	49H	T5FFCR	69H	B1CS
AH	P3CR	2AH	PFFCR	4AH	$\mathcal{A}(\mathcal{A})$	6AH	B2CS
ВН	P3FC	2BH		4BH		6BH	
СН	P4	2CH		4CH	PGOREG	6CH	12 //
DH	P5	2DH		4DH	PG1REG	6DH(	
EH	P4CR	2EH		4EH	PG01CR	6EH	$=$ $2//$ $\bigcirc$ $)$
FH		2FH		4FH		6FH	90/
10H	P4FC	30H	TREG4L	50H	SC0BUF	70H	INTE0AD
11H		31H	TREG4H	51H	SC0CR	71H	INTE45
12H	P6	32H	TREG5L	52H	SC0MOD	Z2H/	INTE67
13H	P7	33H	TREG5H	53H	BR0CR	73H	INTET10
14H	P6CR	34H	CAP1L	54H	SC1BUF	74H	INTEPW10
15H	P7CR	35H	CAP1H	55H	SC1CR	// 75H	INTET54
16H	P6FC	36H	CAP2L	√ 56H	SC1MOD	76H	INTET76
17H	P7FC	37H	CAP2H	57H	BR1CR	77H	INTES0
18H	P8	38H	T4MOD	58H	ODE	78H	INTES1
19H	P9	39H	TFF4CR	59H	\\\/	79H	
1AH	P8CR	ЗДН	T45CR	5AH	_	7AH	
1BH	P9CR	звн		5BH		7BH	IIMC
1CH	P8FC	3 <b>C</b> H		5CH	WDMOD	7CH	DMA0V
1DH	P9FC	3DH		5DH	WDCR	7DH	DMA1V
1EH		( ( /3EH		5EH	ADMOD	7EH	DMA2V
1FH		3EH		5FH	7	7FH	DMA3V

Note: TMP96C141B/041B doesn't have P0, P1, P0CR, P1CR, P1FC registers.

#### (1) I/O Port

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P07	P06	P05	P04	P03	P02	P01	P00
P0	PORT0	00H					W		12	
						Input			<i>)</i> )	
				:		Unde		772.0		
	20274	2411	P17	P16	P15	P14	P13	(/P12	P11	P10
P1	PORT1	01H				R/				
			<u> </u>	: 0	. 0	Input 0	mode	) 0	: 0 :	0
			0 P27	9 P26	: 0 P25	P24	P23	P22	0 P21	P20
P2	PORT2	06H	PZ/	; P20	: P25	•	$\overline{}$	. P22	; PZ1 ;	P20
PZ	PORTZ	ООП					/W			
			0	0	. 0	Input 0	mode : 0	: 0	0	0
			P37	P36	P35	P3.4	P33	P32	P31	P30
Р3	PORT3	07H	13/	: 130	: 133	: 1/3/4 /*/R	<del></del>	132	7)	130
'	10113	0711			Input		/yv)	0,6	Output	t mode
			1	<u> </u>	: 1	inoue	1	: 1	Output	1
			·	<del>:                                    </del>			<del> </del>	P42	P41	P40
P4	PORT4	0CH		:	1		:	100	* R/W	
				:					Input mode	
								7/0	1	1
					7	>	P53 🗸	P52	P51	P50
P5	PORT5	0DH		_					R	
								Input	mode	
			P67	P66	P65		P63	P62	P61	P60
P6	PORT6	12H		( (	71 .	* R	W			
					<i>기</i>	Input	mode			
			1	$\bigcirc 1$	1	Λ	1	1	1	1
							P73	P72	P71	P70
P7	PORT7	13H			<u> </u>	1691		* R	/W	
				?				Input		
							1 1	1	1	
			P87	₽86	: P85	P84	P83	P82	P81	P80
P8	PORT8	18H	1		$\langle \langle \langle \langle \rangle \rangle \rangle$		/W			
							mode ·			
			1	1	1	1	: 1	: 1	1 : 204	1
, l	DODTS	4011		1	P95	P94	P93	P92	P91	P90
P9	PORT9	/>19H						R/W		
						: 4		t mode	: 4 :	
		<b>/</b> \ \ \ )			1	1	<u> </u>	1	1	1

Note: When P30 pin is defined as  $\overline{RD}$  signal output mode (P30F=1), clearing the output latch register P30 to "0" outputs the  $\overline{RD}$  strobe from P30 pin for PSRAM, even when the internal address is accessed. If the output latch register P30 remains "1", the  $\overline{RD}$  strobe is output only when the external address is accessed.

Read/Write

R/W; Either read or write is possible

R ; Only read is possible W ; Only write is possible

Prohibit RMW; Prohibit Read Modify Write. (Cannot use the RES, SET, TEST, CHG, STCF,

EX, ADD, ADC, SUB, SBC, INC, DEC, RLC, RRC, RL, RR, SLA, SRA, SLL,

SRL, RLD, RRD, AND, OR, or XOR instructions.)

\*R/W ; RMW instructions are prohibited for controlling ON/OFF of the pull-up/pull-down

resistors.

### (2) I/O Port Control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P07C	P06C	P05C	P04C	P03C	: P02C	. P01C	P00C
P0CR	PORT0	02H		: .	: .	. V		: ((		: .
	Control	(Prohibit	0	: 0	0	0	0	: 0	<u>;/ )                                   </u>	. 0
		RMW)	2476		OUT (When e					. 5100
			P17C	P16C	P15C	P14C	P13C	( /P12C	P11C	P10C
P1CR	PORT1	04H		: 0	: 0	. v	V	: 0	: 0	: 0
	Control	(Prohibit	0	0	<u> </u>	<u> </u>			0	0
		RMW)	P17F	: P16F	: P15F	Refer to the P14F	<u>ne "P1FC" &gt;</u> : P13F	> > -> P12F	: P11F	: P10F
P1FC	PORT1	05H	P17F	PIOF	<u> </u>			PIZE	PIIF	PIUF
PIFC	Function	(Prohibit	0	: 0	: o	: 0 V	v :: 0	: 0	0	. 0
	runction	RMW)	<b>├</b>	<u> </u>	: 0 IFC/P1CR = 00		· \ · \	<u> </u>	<del>.</del> (41 )	.> 0
		KIVIVV)	P27C		P25C	P24C	P23C	5-8, 11 : A12	P21C	P20C
P2CR	PORT2	08H	FZ/C	; F20C	; F23C	-	. F23C	; F22C	FZIC	; F20C
I IZCIN	Control	(Prohibit	0	: 0	: 0		· 0	: 0	-(10)	: 0
	Control	RMW)		: 0	•	< Refer to the			90/	: •
		TRIVIVY	P27F	. P26F	P25F	P24F	P23F	P22E	P21F	P20F
P2FC	PORT2	09H		: . = 0.				100	~	: . = •.
	Function	(Prohibit	0	0	. 0	0	0 _		0	0
		RMW)		P	2FC/P2CR = 0	0 : IN. 01 : O	UT. 10 (A7-	0. 11 : A23-1	6	
		,	P37C	P36C	P35C	P34C	P33C	P32C	:	
P3CR	PORT3	0AH			V	v /	_//		:	
	Control	(Prohibit	0	0	0	9//	0	0	:	
		RMW)			0. IN	1 : QUT			:	
			P37F	P36F	P35F	P34F		P32F	P31F	P30F
					<i>기</i>	V	v \/			
P3FC	PORT3	0BH	0	0	0			0	0	0
	Function	(Prohibit	0 : PORT	0 : PORT	0 : PORT	0 : PORT		0 : PORT	0 : PORT	0 : PORT
		RMW)	1 : RAS	1 : R/W	1 : BUSAK	1 : BUSRQ		1 : HWR	1 : WR	1 : RD
							<u>:</u>	P42C	P41C	P40C
P4CR	PORT4	0EH		( ) )					W	
	Control	(Prohibit	1) / 5			7	<u>:</u>	0	0	0
		RMW)	/	, (		))		0:		<u> Ö</u> UT
				<u> </u>			<u>:</u>	P42F	P41F	P40F
P4FC	PORT4	10H				:	<u>:</u>		. W	
	Function	(Prohibit		1/		<u> </u>	<u> </u>	0	0	0
		RMW)				:	:	: 0:PO	RT 1:	CS/CAS

Note: With the TMP96C141B/TMP96C041B, which requires an external ROM, PORT0 functions as AD0 to AD7; PORT1, AD8 to AD15; P30, the  $\overline{\text{RD}}$  signal; P31, the  $\overline{\text{WR}}$  signal, regardless of the values set in P0CR, P1CR, P1FC, P30F and P31F.

# I/O Port Control (2/2)

Symbol	Name	Address	7	. 6	5	4	: 3	2	1	0
			P67C	P66C	P65C	P64C	P63C	P62C	P61C	P60C
P6CR	PORT6	14H		•			W			
POCK	Control	(Prohibit	0	. 0	0	0	. 0	. 0	J)	0
		RMW)			0 : IN		1	: OUT		
							P73C	P72C	P71C	P70C
P7CR	PORT7	15H						(U)	W	
P/CK	Control	(Prohibit		:	:		. 0	0	0	0
		RMW)					( (	0 : IN	1 : 0	UT
			P67F	P66F	P65F	P64F	P63F	// P62F	P61F	P60F
P6FC	PORT6	16H					W			
FOIC	Function	(Prohibit	0	0	0	0 <	4/9/	0	0	5 0
		RMW)	0:	PORT	1 : PG1-OL	JT		0 : PORT	1 : PG0-C	ÚT
						-(O	P73F	. P72F	. P71E	<u> </u>
	PORT7						:))			<u> </u>
P7FC	Function	17H					0	0	(0))	
	, anearon	(Prohibit			_(		0 : PORT	0 : PORT	0 PORT	
		RMW)					1 : TO3	1 : TO2	↑: TO1	
			P87C	P86C	P85C	P84C	P83C	P82C	P81C	P80C
P8CR	PORT8	1AH				_	W			
TOCK	Control	(Prohibit	0	<u>:</u> 0	0	<u> </u>	: 0	7:/ 0	0	0
		RMW)			0 : N			: <u>(out</u> )	•	
				_	P95C	P94C	P93C	<u> 1992C</u>	P91C	: P90C
P9CR	PORT9	1BH				-/ $-$	. \\	W		
	Control	(Prohibit			0	0	(0)	. 0	0	0
		RMW)				0:			: OUT	
				P86F	٧)		P83F	P82F		<u> </u>
	PORT8			W		$\overline{}$	W	W	<u> </u>	<u> </u>
P8FC	Function	1CH		0	<u> </u>	$\overline{}$	0	0	<u> </u>	<u> </u>
		(Prohibit		0 PORT		1671	0 : PORT	0 : PORT		:
		RMW)	$-(\Omega)$	1 : TO6			√:1:TO5	1 : TO4	<u>:</u>	
			\ \\ <u>\</u>	:))	P95F	$\rightarrow$	P93F	P92F	<del>:</del>	P90F
DOEC	PORT9	461			11///	^	W	W	<del>-</del>	W
P9FC	Function	10H	/	- <	0	<del>))                                   </del>	0	0	:	0
		(Prohibit	/		0 : PORT		0 : PORT	0 : PORT		0 : PORT
		RMW)			1 : SCLK1		1 : TxD1	1 : SCLK0	<u>:</u>	1 : TxD0
		17								
	>	N N		^	$\vee$					
				(7						

## (3) Timer Control (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			PRRUN	:	T5RUN	T4RUN	P1RUN	PORUN	T1RUN	T0RUN
			R/W				R	ww (		
TRUN	Timer	20H	0		0	0	0	0	)	0
TRON	Control	20H			Presca	ler & Timer R 0 : Stop & 0 1 : Run (Co	Clear	NTROL		
	8bit Timer	22H					-			
TREG0	Register 0	(Prohibit				٧	<u>v ((</u>	75		
	Register o	RMW)				. Unde	fined	<u> </u>		
	8bit Timer	23H				+	-		$\triangle$	
TREG1	Register 1	(Prohibit			•		v >>		1	>
	g.c.c.	RMW)				Unde		(		
			T10M1	<u>: T10M0</u>	: PWMM1	- H //	T1CLK1	T1CLK0	TOCLK1	T0CLK0
	8bit Timer			: -	: -		<u>v)</u> )	O (		:
	Source		0	0	0	0	0	: 0	10/0//	0
TMOD	CLK &	24H		Bbit Timer	00:-			O0TRG	. 00 : TI	
	MODE	(D. 1.11.1		Sbit Timer Sbit PPG	10 27	-1 PWM	01 : φ 10 : φ		01 : φΤ 10 : φΤ	
		(Prohibit		Bbit PWM	11:28		10. φ 11: φ		10 . φ ι 11 : φΤ	
		RMW)		:		DBEN		TFF1C0	<u>:                                    </u>	TFF1IS
				:	4	R/W		w )	TFF1IE	; 177113 /W
	8bit Timer			<del>:</del>		0		VV)	0	0
TFFCR	Flip-Flop	25H				1 : Double	: 00 In	vert TFF1	1 : TFF1	0 : Inverted
'''	Control	2311				Buffer	1 \	et TFF1	Invert	by
						Enable		lear TFF1	Enable	Timer 0
					))		11/: 0	on't care		
	PWM					^		-	•	
TREG2	Timer	26H		(( \( \)		(R).	/W (Can r	ead register l	buffer values	.)
	Register 2					Unde	•			
	PWM			> _			· -		_	-
TREG3	Timer	27H				(R).	/W (Can r	ead register l	buffer values	.)
	Register 3		1) ( <	//	$-(\alpha)$	Unde			+	
			FF2RD	DB2EN_	PWMOINT	PWM0M	T2CLK1	T2CLK0	PWM0S1	PWM0S0
			/				W	-		:
			_	0	0	0	0	. 0		0
	PWM0		TFF2	: \	0: Overflow	:		P1 (fc/4)	00:26	
P0MOD	Mode	28H	output	Buffer	interrupt	Mode		P4 (fc/16) P16 (fc/64)	01 : 2 <sup>7</sup> 10 : 2 <sup>8</sup>	
			value	Enable	1: Compare /			on't care		n't care
		/Dualsilaid			match	Mode				
		(Prohibit		M	interrupt				:	
<b>^</b>	11	RMW)	FF3RD	: DB3EN	: : PWM1INT	: : PWM1M	: T3CLK1	: T3CLK0	: PWM1S1	PWM1S0
			> R	: DD3EIN	: F VV IVI I IIV I	: FVVIVITIVI	W	: IJCLKU	: FVVIVII31	: F VV IVI I 3U
					. 0	0		. 0	0	0
//			TFF3			0 : PWM		P1 (fc/4)	00:26	
P1MOD	PWM1	29H	output	Buffer	interrupt	Mode		P1 (fc/4) P4 (fc/16)	00:20	
	Mode		value	5	1 : Compare/	:		P16 (fc/64)	10:28	
					match	Mode		on't care		n't care
		(Prohibit			interrupt				:	
	1	RMW)								

## Timer Control (2/3)

Name	Address	7 6	1	0								
					•	$-/\sim$	_	FF2TRG0				
		<u> </u>			. V\	/ (( )	1 1/2	<u> </u>				
PWM Flip-Flop Control	2AH		00 : Prohib inverte 01 : Invert 10 : Set if n clear if overfle 11 : Clear i	it TFF3 ed f matched natched; owed f matched;	01 : Set 10 : Cle	TFF2 ar TFF2	00 : Prohibi inverte 01 : Inverti 10 : Set if m clear if overflo 11 : Clear if	it TFF2 ed f matched natched; owed				
16bit	30H		:				19/	>				
Timer	(Prohibit			( N								
	RMW)		Undefined									
16bit	31H		Ondernied -									
Timer	(Prohibit		W									
Register4H	RMW)		Undefined									
16bit	32H		- Charlinea									
Timer	(Prohibit											
Register5L	RMW)			Unde	fined /	<u>/</u>						
	33H		20	<u> </u>		))						
Timer	•	_		-								
Register5H	RMW)		//	Unde	fined							
Capture Register1L	34H				$\overline{}$							
Capture Register1H	35H											
Capture Register2L	36H			$\rightarrow$								
Cantura				<u> </u>								
	37H		11/6									
Registerzii												
			:	CAP12M1	CAP12M0	CLE	T4CLK1	T4CLK0				
$\sim$	$\wedge$											
>	2011		0	<u> </u>	·	0	<del> </del>	0				
	38H		0.6-4		• .			Clock				
						1 · I I C 4						
WIODE	))	T. THE ENGLIS	1 : Don't			Clear						
		$\Diamond$	care	11 : TFF1	↑TFF1↓	Enable	11 : ø⊤1 <b>6</b>					
		TFF5C1 : TFF5C0	CAP2T4	CAP1T4	EQ5T4	EQ4T4	TFF4C1	TFF4C0				
		w			· · ·	-	V					
16bit		V//-	0	0	0	0	-					
Timer 4 Flip-Flop Control	39H	00 : Invert TFF5 01 : Set TFF5 10 : Clear TFF5 11 : Don't care		0 : Trigge	r Disable		00 : Inver 01 : Set TI 10 : Clear 11 : Don't	t TFF4 FF4 TFF4				
	PWM Flip-Flop Control  16bit Timer Register4L 16bit Timer Register5L 16bit Timer Register5H Capture Register1L Capture Register1L Capture Register2L Capture Register2L Capture Register2L Cipture Register5H 16bit Timer 4 Source CLK & MODE	PWM Flip-Flop Control  16bit Timer Register4L RMW) 16bit Timer Register4H RMW) 16bit Timer Register5H RMW) 16bit Timer Register5L RMW) 16bit Timer Register5H RMW) Capture Register1L Capture Register1H Capture Register2L Capture Register2H Capture Register2H Capture Register2H Capture Register1H Capture Register2H Capture Register2H 35H Capture Register2H 36H Capture Register2H 37H 16bit Timer 4 Source CLK & MODE  16bit Timer 4 Flip-Flop	PWM	PWM	PWM	PWM	FF3C1	FF3C1				

## Timer Control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			- :		:		PG1T	PG0T	DB6EN	DB4EN
			R/W					R/	W	
	T4, T5		0				0	0	)	0
T45CR	Control	3AH	Fix at "0"				PG1 shift	PG0 shift	1: Dou	ıble
	Control						trigger	trigger	Buf	
							0: Timer 0, 1		Ena	ble
					<u> </u>		1: Timer 5	:1 : Timer 4		
	16bit	40H					- (	)>		
TREG6L	Timer	(Prohibit					V			
	Register6L 16bit	RMW) 41H				Unde	fined			
TREG6H		(Prohibit					w		4/	<del>}</del>
IKLGOII	Register6H						fined		<del>}                                    </del>	
	16bit	42H					-))	^ ((		
TREG7L		(Prohibit					N/	0 6	(//)	
	Register7L	RMW)			(	Unde	fined		90/	
	16bit	43H							<u> </u>	
TREG7H	Timer	(Prohibit			21		V			
	Register7H	RMW)				Unde	fined			
	Capture					\ <u> </u>	- (0	7/^		
CAP3L	Register3L	44H			2		R 🗸	( ) )		
	eg.ste.oz				1( //		fined			
	Capture	4=				-	- \\			
САРЗН	Register3H	45H		-(-	$\rightarrow$	Unde	R )			
					<del>))</del>	Unde	tinea			
CAP4L	Capture	46H				^	R			
	Register4L		(	$\bigcap$		Unde				
	C					1271	_			
CAP4H	Capture	47H					Ř			
	Register4H			()		Unde				
				<u>/</u>	CAP3IN	CAP34M1	CAP34M0	CLE	T5CLK1	T5CLK0
	16bit		)			))		R/W		
	Timer 5				0	0	. 0	0	0	0
T5MOD	Source	48H				Capture			Source	Clock
	CLK &				0 : Soft- Capture	00 : Disa 01 : TI6		: 1 :UC5	00 : TI6 01 : ∉T1	
	MODE	$\nearrow$			1 : Don't	10 : TI6	↑ TI6	Clear	10 : φT4	
	>	~ N		^	care		↑ TFF1 ↓	Enable	11 : ∕ <sub>ø</sub> T16	
				.(7	CAP4T6	CAP3T6	EQ7T6	EQ6T6	TFF6C1	TFF6C0
			- :	4/			. <u>LQ710</u> W	2010	V	
	16bit				0	0	. 0	0		· ·
T5FFCR	Timer 5	49H	$\wedge$ (C	11			ert Trigger		00 : Inve	rt TFF6
	Flip-Flop		$(\langle \rangle \langle \rangle )$	))			er Disable		01 : Set 1	
	Control		>,<			1 : Trigg	er Enable		10 : Clea	
			V \						11 : Don	't care

### (4) Pattern Generator

Symbol	Name	Address	7	6	5	4	3	2	1	0
	PG0	4CH	PG03	PG02	PG01	PG00	SA03	SA02	SA01	SA00
PG0REG	Register	(Prohibit		٧	V	•		R/	W	•
	Register	RMW)	0	0	0	0	:	Unde	fined	
	PG1	4DH	PG13	PG12	PG11	PG10	SA13	SA12	SA11	SA10
PG1REG	Register	(Prohibit		٧	V		$\wedge$	(// \ R/	W	
	Register	RMW)	0	0	0	0		Unde	fined	
			PAT1	CCW1	PG1M	PG1TE	PAT0	CCW0	PG0M	PG0TE
						R/\	w (( )			
	PG0, 1		0	0	0	0	0	/) o	0	0
PG01CR	Contorol	4EH	0: 8bit	0: Normal	0: 4bit	PG1 trigger	0: 8bit	0: Normal	0: 4bit	PG0
	Contorol		write	Rotation	Step	input 🗸	write	Rotation	Step	trigger
			1: 4bit	1: Reverse	1: 8bit	enable	1: 4bit	1: Reverse/	1: 8bit	input
			write	Rotation	Step	1: Enable	write	Rotation	Step	enable
					:			O ((		1: Enable

# (5) Watch Dog Timer

Symbol	Name	Address	7	6	5	. 4	3 ( / / \ 2	1	0
			WDTE	WDTP1	WDTP0	WARM	HALTM1 HALTMO	RESCR	DRVE
				~		/R/	W		
	Watch		1	0	0	<b>.</b>	0\\ 0	0	0
WD-	Dog	5CH		00: 216,	(fc	Warming	Standby Mode	1: Connect	1: Drive
MOD	Timer		1: WDT	01: 218	/fc	up Time	00: RUN Mode	internally	the pin
	Mode		Enable	10: 220	/fc	0: 2 <sup>14</sup> /fc	01: STOP Mode	WDT out	in STOP
			/	11: 222	/fc	1: 2 <sup>16</sup> /fc	10: IDLE Mode	pin to	mode
			\				11: Don't care	: Reset Pin	
	Watch					1621	<del>}</del>		
	Dog	5DH	-(O/	$\wedge$		1/1/	N		
WDCR	Timer Control		/ (\\/	))			_		
	Register			7	B1H: WDT/	Disable Code	4EH: WDT Clear Cod	e	

## (6) Serial Channel (1/2)

Symbol	Name	Address	7	. 6	. 5	4	3	2	1	0
	Serial		RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
SC0BUF	Channel 0	50H	TB7	TB6	TB5	TB4	TB3	TB2	RB1	TB0
ЗСОВОТ	Buffer	3011			R (I	Receiving)/W	' (Transmissio	on)		
	Darrer					Unde <sup>-</sup>			) )	
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R		/W		red to 0 by re			<u>w</u>
	Serial			0	0	0	0	Y_0)_	0	0
SC0CR	Channel 0	51H	Receiving	Parity	1:		1: Error		0: SCLK0	1: Input
	Control		data bit 8	0: Odd	Parity	Overrun	Parity	Framing		SCLK0 pin
				1: Even	Enable			2)	1; SCLKQ	
			TB8	CTSE	RXE	WU _	SM1	SM0	SC1	SC0
			100	; C13E	: KAE		: 31VL1	; 31010	i Jac I	300
			Undefined	. 0	. 0	0 10	vv : 0	0 (		0
	Serial		Trans-	1:	1:	1: (7/	00: Unused		00: TO0 Tri	
SCO-	Channel 0	52H	mission	CTS	Receive	. \ \ / /	: 00: UNUSED		00. 100 m	
MOD	Mode		data bit 8	Enable			10: UART 8		genera	
			data bit o	Enable	Lilabie	Lijabie	10. UART 9		10: Interna	
							II. UANI 3	DIC /	11: Don't o	
				:	- DDOCK4	DDOCKO	: DDOCO	Proca		BR0S0
			R/W		BR0CK1	BROCKO	BR0S3	BR0S2	BR0S1	BRUSU
			0	<u>:</u>	0	5 0	R/	<u>w</u> 0	. 0	: 0
BROCR	Baud Rate	53H	Fix at	:	00: ¢T0	(fc/4)	0	<del>. // -</del>		- $ -$
Brook	Control	3311	"0"	(	00. φ10 01: φ <b>T</b> 2	(fc/4)		Set freque	ncy divisor	
			"		10; φT8	(fc/64)		0-	~F	
					11: <sub>φ</sub> T32		))	("1" pro	hibited)	
	Serial		RB7	RB6	) ) RB5	RB4	RB3	RB2	RB1	RB0
SC1BUF	Channel 1	54H	TB7	ТВ6	TB5	TB4	TB3	TB2	RB1	ТВ0
ЗСТВОТ	Buffen	3411		$\langle C \rangle$	R (F	Receiving) /W	/ (Transmissio	on)		
	Bullell				_	Nnde:				
			RB8	EAEN	PE	OERR	PERR	FERR	SCLKS	IOC
			Ŕ		<u>w</u> <		red to 0 by re			/W
	Serial			<u>;))                                   </u>	0	0>	0	0	0	0
SC1CR	Channel 1	55H/	Receiving	. ^	]1: ((//	[ <u> </u>	1: Error		0: SCLK1	1: Input
	Control		data bit 8	•	Parity	Overrun	Parity	Framing		SCLK1 pin
			<u> </u>	1: Even	Enable				1: SCLK1	
			7.70				61.14		( <u>V</u> )	
			TB8	-	RXE	WU	SM1	SM0	SC1	SC0
		/7	II. d. C d	: 0		R/\		: 0		-
SC1-	Serial 2		Undefined	0	0	0	0 00.1/0	0	0	0
MOD	Channel 1	56H	Trans-	Fix at	1:	1:	00: I/O 01: UA	Interface	00: TO0 1 01: Baud	
IVIOD .	Mode		mission	(10"	Receive	Wake up	:		:	rate rator
	///	))	data bit 8		Enable	Enable	10. UA		: -	nal clock ø1
]			> ((				. 11. UA		11: Don'	
_			1( \ \	- ) )						

### (6) Serial Channel (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-		BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0
			R/W				R/	w >/		
	Baud Rate		0		0	0	. 0	0	0	0
BR1CR	Control	57H	Fix at "0"		00: φT0 01: φT2 10: φT8 11: φT32	(fc/4) (fc/16) (fc/64) (fc/256)			ency divisor )~F ohibited)	
							7/		ODE1	ODE0
	Serial								R	/W
ODE	Open	58H						) Y	0	0
052	Drain	3011							1:P93	1:P90
	Enable								Open- drain	Open- drain

#### (7) A/D Converter Control

	1					$\sim$			-(-(-))				
Symbol	Name	Address	7	6	5 /	4	3	2	G(1/)	0			
			EOCF	ADBF	REPET	SCAN	ADCS	ADS	ADCH1	ADCH0			
	A/D			R	~(		R/	w (	~				
ADMOD	Converter	5EH	0	0	0	0	0	(0)	0	0			
	Mode reg		1: End	1: Busy	1: Repeat mode	V	1: Slow mode	1: START	Analog Channe				
*1)			ADR01	: ADR00		/	- / \ \	$\cup$		:			
AD	AD Result	60H		~		/ R							
REG0L	Reg 0 low		Unde	e.fined		4<	1\\	1	1	1			
	455		ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02			
AD	AD Result	61H		R									
REG0H	Reg 0 high			Undefined									
*1)			ADR11	ADR10						:			
AD	AD Result	62H		(())	•	R				•			
REG1L	Reg 1 low		Unde	efined	1	147)		1	1	1			
			ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12			
AD	AD Result	63H	R										
REG1H	Reg 1 high		7)	Undefined									
*1)		77	ADR21	: ADR20	/ ///	<i>)</i> )		:		:			
AD	AD Result	64H	/	•		R			•	•			
REG2L	Reg 2 low		Unde	efined		1	1	1	1	1			
			ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22			
AD	AD Result	∕>65H				R							
REG2H	Reg 2 high			Undefined									
*1)			ADR31	ADR30				:		:			
AD	AD Result	66H		M		R							
REG3L^	Reg 3 low		Unde	efined	1	1	1	1	1	1			
			ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32			
AD	AD Result	67H		))		R							
REG3H	Reg 3 high		$\langle \vee \rangle \langle$			Undef							
						Onaci							

<sup>\*1:</sup> Data to be stored in A/D Conversion Result Reg Low are the lower 2 bits of the conversion result. The contents of the lower 6 bits of this register are always read as "1".

## (8) Interrupt Control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	INTerrupt			. INT					<u>T0</u>	
INTE-	Enable	70H	IADC	IADM2	IADM1	: IADM0	10C	10M2	I0M1	I0M0
0AD	0 & A/D	(Prohibit	R/W	<u> </u>	. W		R/W		<i>)</i> w	
		RMW)	0	0	0	. 0	0	0	. 0	0
	INTerrupt			. IN				<del></del>	<u>T4</u>	
INTE45	Enable	71H	I5C	15M2	15M1	15M0	146	14M2	14M1	: I4M0
	4/5	(Prohibit	R/W		W		R/W		. W	-
		RMW)	0	0	0	0	(0	) > 0	0	0
	INTerrupt			. IN				-/	T6	
INTE67	Enable	72H	I7C	17M2	17M1	: I7M0	16C	16M2	16TVM	: I6M0
	6/7	(Prohibit	R/W		. W		R/W		(w \	>
	•	RMW)	0	0	0	0	0	: 0	) (	0
	INTerrupt			INTT1 (1		$-(\Omega)$			Timer 0)	
INTET10		73H	IT1C	IT1M2	IT1M1	: IT1M0	) ITOC	ITOM2	)T0M1	IT0M0
	Timer 1/0	(Prohibit	R/W		. W		R/W	~ ~ ~	1 ( W) )	
	1111161 170	RMW)	0	0	0	( 0	0	: 0	70/	0
	INTerrupt			INTT3 (Time		-/ /		/INTT2 (Tim		
INTE-	Enable	74H	IPW1C	IPW1M2	IPW1M1	: IPW1M0	IPW0C	IPW0M2	IPW0M1	IPW0M0
PW10	PWm 1/0	(Prohibit	R/W		W		R/W		W	
	F WIII 1/0	RMW)	0	0	θ	0	0/	)/0	0	0
	INTerrupt			INTTR5	(TREG5)	$\supset$		NTTR4	(TREG4)	
INTET54	1	75H	IT5C	IT5M2	IT5M1	IT5M0	HT4C	: IT4M2	IT4M1	IT4M0
IINTET 34	Treg 5/4	(Prohibit	R/W		W		R/W		W	
	Treg 5/4	RMW)	0	0	0	0	0	0	0	0
	INTerrupt			INTTR7	(TREG7)			INTTR6	(TREG6)	
INTET76		76H	IT7C	IT7M2	/ /IT7M1	IT7M0	IT6C	IT6M2	IT6M1	IT6M0
INTLIFE	Treg 7/6	(Prohibit	R/W		w	$\wedge$	R/W		W	
	meg 770	RMW)	0 (	( 0	0	0	0	0	0	
	INTerrupt			JÁT	TX0	16		INT	RX0	
INTES0	Enable	77H	ITX0C	ITX0M2	ITX0M1	- ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
INTESO	Serial 0	(Prohibit	R/W//	5)	W	71	R/W		W	
	Jeriai 0	RMW)	0	// 0	0	<b>&gt;</b> 0	0	0	0	0
	INTerrupt		)	INT	ŢΧ1 \\//			INT	RX1	
INTES1	Enable	78H	/ITX1C	ITX1M2	TX1M1	₩TX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
INTEST	Serial 1	(Prohibit	< R/W	_	W		R/W		W	
	Jenai i	RMW)	0	0	0	0	0	. 0	0	0
	_	^						] [		
		<del>.//                                   </del>							ļ	
		<del>(() )</del>						_		
🖵	IxxM2	IxxM1	lxxM0	11	Funct	ion (Write)		1		
	0 (	7) 0	0	Prohibit	interrupt re	auest.				
	/6/	)) ò	1/			t level to "1"				
	0	1	♦ (	Set inter	rupt reques	t level to "2"				
	0	1	( \ \ \ \ \ \ \			t level to "3"				
	1	0	0			t level to "4"				
	1	0	0			t level to "5" t level to "6"				
	1	1 1	1		interrupt re		•			
	<u> </u>	1	1			4,0,000		_		
L_	lxxC		Function (f	Read)		Function	n (Write)			
	0	Indica	ate no interri	upt request.	(	Clear interrup	t request fla	g.		
	1	Indica	ate interrupt	request.	Don't care					
		•				Don't care				

## Interrupt Control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DMA 0				:		$\mu D$	MA0 start ve	ctor	
DMA0V	-	7CH				DMA0V8	DMA0V7	DMA0V6	DMA0V5	DMA0V4
DIVIAUV	request Vector	(Prohibit						W	) }	
	vector	RMW)			:	0	0	0	0	0
	DMA 1						$\mu$ D	MA1 start ve	ctor	
DMA1V		7DH				DMA1V8	DMA1V7	: DMA1V6	DMA1V5	DMA1V4
DIVIATV	Vector	(Prohibit			<u> </u>			W		
	vector	RMW)				0	(0	0	0	0
	DMA 2						μD	MA2 start ve	ctor	
DMA2V		7EH				DMA2V8	DMA2V7	DMA2V6	DMA2V5	DMA2V4
DIVIAZV	Vector	(Prohibit				N		W		
	vector	RMW)				0	0	0 /	Q	0
	DMA 3						$\mu$ D	MA3 start ve	ctor	
DMA3V	_	7FH			<u> </u>	DMA3V8	DMA3V7	: DMA3V6	DMA3V5	DMA3V4
DIVIASV	Vector	(Prohibit			<u> </u>		//	w	$\frac{1}{2}$	
	vector	RMW)			(	0	. 0	0	70/	0
								IOIE	IOLE	NMIREE
					7(			(W)	W	W
	Interrupt								0	0
	Input					$\rightarrow$		1: INTO	0: INT0	1: Operate
IIMC	Mode	7BH			7( /	>		input in	edge	even at
	Contorol			^				enable	mode	NMI rise
	Contorol								1: INT0	edge
		(Prohibit					. \\	:	level	:
		RMW)			1) *				mode	

### (9) Chip Select / Wait Controller

Symbol	Name	Address	7	6	5	4	3	2	1	0
			B0E	BOSYS	B0CAS	B0BUS	B0W1	B0W0	B0C1	B0C0
	Block 0		W	W	W	W	w	W	W	W
			0	0	0	0	0	9	)	0
B0CS	CS/WAIT control	68H	1:	1:	0:	0: 16bit	00: 2WAI		00: 7F00H t	o 7FFFH
	register		CS	SYSTEM	CS0	Bus	01: 1WAI	(T// < \	01: 400000H	H to
	register	(Prohibit	Enable	only	1:	1: 8bit	10: 1WAI	Ť4n//	10: 800000	to
		RMW)			CAS0	Bus	11: 0WA	1	11: C00000	to
			B1E	B1SYS	B1CAS	B1BUS	B1W1	B1W0	B1C1	B1C0
	Block 1		W	W	W	W	w	/) w	W	W
	CS/WAIT		0	0	0	0 /	0	0	0	0
B1CS	control	69H	1:	1:	0:	0: 16bit	00: 2WAI	T	00: 480H to	ZFFFH (Note3))
	register		CS	SYSTEM	CS1	Bus	01: 1WAI	Τ /	01: 4000001	H to
	register	(Prohibit	Enable	only	1:	1: 8bit	10: 1WAI	T+n	10: 8000001	l to
		RMW)			CAS1	Bus	11: 0WAI	J ((	11: C000001	l to
			B2E	B2SYS	B2CAS	B2BUS	B2W1	B2W0	(B2C)	B2C0
	Block 2		W	W	W	W	w	W	\w/	W
	CS/WAIT		1	0	0		0	<b>O</b>	> 0	0
B2CS	control	6AH	1:	1:	0: 📈 (	0: 16bit	00: 2WAI	t ( )	00: 8000H to	0
	register		CS	SYSTEM	CS2	Bus	01: 1WAI	Ţ	01: 400000H	l to
	register	(Prohibit	Enable	only	1	1: 8bit	10: 1WAI	T+n	10: 800000H	l to
		RMW)			CAS2	Bus	11: 0WAI	Τ))	11: C00000H	l to

Note 1: After reset, only "Block 2" is set to enable.

→ After reset, the program starts in 16-bit data bus, 2-wait state.

Note 2: These registers can be accessed only in system mode.

Note 3: TMP96C041B for internal RAM less is 80H to 7FFFH.



### 6. Port Section Equivalent Circuit Diagram


• Reading The Circuit Diagram

Basically, the gate symbols written are the same as those used for the standard CMOS logic IC [74HCXX] series.


The dedicated signal is described below.


STOP: This signal becomes active "1" when the halt mode setting register is set to the STOP mode and the CPU executes the HALT instruction. When the drive enable bit [DRIVE] is set to "1", however, STOP remains at "0".


- The input protection resistans ranges from several tens of ohms to several hundreds of ohms.
- P0 (AD0 to AD7), P1 (AD8 to 15, A8 to 15), P2(A16 to 23, A0 to 7)




■ P30(RD), P31(WR)














#### 7. Points of Note and Restrictions

- (1) Special Expression
  - ① Explanation of a built-in I/O register: Register Symbol < Bit Symbol >
    - ex) TRUN < T0RUN > · · · Bit T0RUN of Register TRUN
  - 2 Read, Modify and Write Instruction

An instruction which CPU executes following by one instruction.

- 1. CPU reads data of the memory.
- 2. CPU modifies the data.
- 3. CPU writes the data to the same memory.
- ex1) SET 3, (TRUN) ··· set bit3 of TRUN
- ex2) INC 1, (100H) ··· increment the data of 100H
- The representative Read, Modify and Write Instruction in the TLCS-900

```
SET imm, mem , RES imm, mem CHG imm, mem , TSET imm, mem INC imm, mem , DEC imm, mem RLD A, mem , ADD imm, reg
```

3 1 state

1 cycle clock divided by 2 oscillation frequency is called 1 state.

- ex) The case of oscillation frequency is 20MHz
- (2) Care Points
  - $\bigcirc$   $\overline{EA}$ , pin

Fix these pins V<sub>CC</sub> or GND unless changing voltage.

2 Warmingup Counter

The warmingup counter operates when the STOP mode is released even the system which is used an external oscillator. As a result, it takes warming up time from inputting the releasing request to outputting the system clock.

3 High Speed µDMA (DRAM refresh mode)

When the Bus is released ( $\overline{BUSAK} = "0"$ ) for waiting to accept the interrupt, DRAM refresh is not performed because of the high-speed  $\mu DMA$  is generated by an interrupt.

4 Programmable Pull Up/Down Resistance

The programmable pull up/down resistors can be selected ON/OFF by program when they are used as the input ports. The case of they are used as the output ports, they can not be selected ON/OFF by program. Read-modify-write instructions are prohibited for controlling ON/OFF of the pull-up/down resistors.

#### **5** Bus Releasing Function

Refer to the "Note about the Bus Release" in 3.5 Functions of Ports because the pin state when the bus is released is written.

#### **6** WatchDog Timer

When the bus is released, both internal memory and internal I/O can not be accessed. But the internal I/O continues to operate. So, the watch dog timer continues to run. Therefore, be care about the bus releasing time and set the detection timer of watch dog timer.

#### **7** WatchDog Timer

The watch dog timer starts operation immediately after the reset is released. When the watch dog timer is not used, set watch dog timer to disable.

#### ® CPU (High Speed µDMA)

Only the "LDC cr, r", "LDC r, cr" instruction can be used to access the control register like transfer source address register (DMASn) in the CPU.

### 

Usually, interrupts can release all halts status. However, the interrupts = (NMI, INTO), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE or STOP mode. (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.



