1.0 V, Rail-to-Rail, Single Operational Amplifiers

The MC33501/503 operational amplifier provides rail—to—rail operation on both the input and output. The output can swing within 50 mV of each rail. This rail—to—rail operation enables the user to make full use of the entire supply voltage range available. It is designed to work at very low supply voltages (1.0 V and ground), yet can operate with a supply of up to 7.0 V and ground. Output current boosting techniques provide high output current capability while keeping the drain current of the amplifier to a minimum.

Features

- Low Voltage, Single Supply Operation (1.0 V and Ground to 7.0 V and Ground)
- High Input Impedance: Typically 40 fA Input Bias Current
- Typical Unity Gain Bandwidth @ 5.0 V = 4.0 MHz,
 @ 1.0 V = 3.0 MHz
- High Output Current ($I_{SC} = 40 \text{ mA} @ 5.0 \text{ V}, 13 \text{ mA} @ 1.0 \text{ V}$)
- Output Voltage Swings within 50 mV of Both Rails @ 1.0 V
- Input Voltage Range Includes Both Supply Rails
- High Voltage Gain: 100 dB Typical @ 1.0 V
- No Phase Reversal on the Output for Over–Driven Input Signals
- Typical Input Offset of 0.5 mV
- Low Supply Current (I_D = 1.2 mA/per Amplifier, Typical)
- 600 Ω Drive Capability
- Extended Operating Temperature Range (-40 to 105°C)
- Pb-Free Packages are Available

Applications

- Single Cell NiCd/Ni MH Powered Systems
- Interface to DSP
- Portable Communication Devices
- Low Voltage Active Filters
- Telephone Circuits
- Instrumentation Amplifiers
- Audio Applications
- Power Supply Monitor and Control
- Transistor Count: 98



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM



SOT23-5 SN SUFFIX CASE 483



exx = AAA; MC33501

AAB; MC33503

A = Assembly Location


= Year


/W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS






ORDERING INFORMATION

Device	Package	Shipping [†]
MC33501SNT1	SOT23-5	3000 Tape & Reel
MC33501SNT1G	SOT23-5 (Pb-Free)	3000 Tape & Reel
MC33503SNT1	SOT23-5	3000 Tape & Reel
MC33503SNT1G	SOT23-5 (Pb-Free)	3000 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



This device contains 98 active transistors per amplifier.

Figure 1. Simplified Block Diagram

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage (V _{CC} to V _{EE})	Vs	7.0	V
ESD Protection Voltage at any Pin Human Body Model	V _{ESD}	2000	V
Voltage at Any Device Pin	V _{DP}	V _S ±0.3	V
Input Differential Voltage Range	V _{IDR}	V _{CC} to V _{EE}	V
Common Mode Input Voltage Range	V _{CM}	V _{CC} to V _{EE}	V
Output Short Circuit Duration	t _S	Note 1	s
Maximum Junction Temperature	T _J	150	°C
Storage Temperature Range	T _{stg}	-65 to 150	°C
Maximum Power Dissipation	P _D	Note 1	mW

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Power dissipation must be considered to ensure maximum junction temperature (T_J) is not exceeded.
- 2. ESD data available upon request.

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ V}$, $V_{EE} = 0 \text{ V}$, $V_{CM} = V_O = V_{CC}/2$, R_L to $V_{CC}/2$, $T_A = 25^{\circ}C$, unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Input Offset Voltage (V _{CM} = 0 to V _{CC})	V _{IO}				mV
V _{CC} = 1.0 V					
$T_A = 25^{\circ}C$		-5.0	0.5	5.0	
$T_A = -40^{\circ} \text{ to } 105^{\circ}\text{C}$		-7.0	_	7.0	
$V_{CC} = 3.0 \text{ V}$					
$T_A = 25$ °C		-5.0	0.5	5.0	
$T_A = -40^{\circ} \text{ to } 105^{\circ}\text{C}$		-7.0	_	7.0	
V _{CC} = 5.0 V		5.0	0.5	5.0	
T _A = 25°C		-5.0 7.0	0.5	5.0	
$T_A = -40^{\circ} \text{ to } 105^{\circ}\text{C}$		-7.0	_	7.0	
Input Offset Voltage Temperature Coefficient (R _S = 50 Ω) $T_A = -40^{\circ}$ to 105°C	$\Delta V_{IO}/\Delta T$	_	8.0	_	μV/°C
Input Bias Current (V _{CC} = 1.0 to 5.0 V)	I I _{IB} I	_	0.00004	1.0	nA
Common Mode Input Voltage Range	V _{ICR}	V _{EE}	_	V _{CC}	V
Large Signal Voltage Gain	A _{VOL}				kV/V
$V_{CC} = 1.0 \text{ V } (T_A = 25^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		25	100	_	
$R_L = 1.0 \text{ k}\Omega$		5.0	50	-	
$V_{CC} = 3.0 \text{ V } (T_A = 25^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		50	500	_	
$R_{L} = 1.0 \text{ k}\Omega$		25	100	_	
$V_{CC} = 5.0 \text{ V } (T_A = 25^{\circ}\text{C})$ $R_1 = 10 \text{ k}\Omega$		50	500		
$R_L = 10 \text{ k}\Omega$ $R_L = 1.0 \text{ k}\Omega$		25	200	_	
	N/	20	200		V
Output Voltage Swing, High $(V_{ID} = \pm 0.2 \text{ V})$	V _{OH}				V
$V_{CC} = 1.0 \text{ V } (T_A = 25^{\circ}\text{C})$ $R_L = 10 \text{ k}\Omega$		0.9	0.95		
$R_1 = 600 \Omega$		0.85	0.93	_	
$V_{CC} = 1.0 \text{ V } (T_A = -40^\circ \text{ to } 105^\circ \text{C})$		0.00	0.00		
$R_{\rm I} = 10 \text{ k}\Omega$		0.85	_	_	
$R_L = 600 \Omega$		0.8	_	_	
$V_{CC} = 3.0 \text{ V } (T_A = 25^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		2.9	2.93	_	
$R_{L} = 600 \Omega$		2.8	2.84	_	
$V_{CC} = 3.0 \text{ V } (T_A = -40^{\circ} \text{ to } 105^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		2.85	_	_	
$R_L = 600 \Omega$		2.75	_	_	
$V_{CC} = 5.0 \text{ V } (T_A = 25^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		4.9	4.92	_	
$R_L = 600 \Omega$		4.75	4.81	_	
$V_{CC} = 5.0 \text{ V } (T_A = -40^{\circ} \text{ to } 105^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		4.85	_	_	
$R_L = 600 \Omega$		4.7	_	_	

DC ELECTRICAL CHARACTERISTICS (continued) ($V_{CC} = 5.0 \text{ V}$, $V_{EE} = 0 \text{ V}$, $V_{CM} = V_O = V_{CC}/2$, R_L to $V_{CC}/2$, $T_A = 25^{\circ}C$, unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage Swing, Low (V _{ID} = ±0.2 V)	V _{OL}				V
$V_{CC} = 1.0 \text{ V } (T_A = 25^{\circ}\text{C})$	-				
$R_L = 10 \text{ k}\Omega$		0.05	0.02	_	
$R_L = 600 \Omega$		0.1	0.05	_	
$V_{CC} = 1.0 \text{ V } (T_A = -40^{\circ} \text{ to } 105^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		0.1	_	_	
$R_L = 600 \Omega$		0.15	_	_	
$V_{CC} = 3.0 \text{ V } (T_A = 25^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		0.05	0.02	_	
$R_L = 600 \Omega$		0.1	0.08	_	
$V_{CC} = 3.0 \text{ V } (T_A = -40^{\circ} \text{ to } 105^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		0.1	_	_	
$R_L = 600 \Omega$		0.15	_	_	
$V_{CC} = 5.0 \text{ V } (T_A = 25^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		0.05	0.02	_	
$R_L = 600 \Omega$		0.15	0.1	_	
$V_{CC} = 5.0 \text{ V } (T_A = -40^{\circ} \text{ to } 105^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		0.1	_	_	
$R_L = 600 \Omega$		0.2	_	_	
Common Mode Rejection (V _{in} = 0 to 5.0 V)	CMR	60	75	-	dB
Power Supply Rejection	PSR	60	75	_	dB
V _{CC} /V _{EE} = 5.0 V/Ground to 3.0 V/Ground					
Output Short Circuit Current (V _{in} Diff = ±1.0 V)	I _{SC}				mA
$V_{CC} = 1.0 \text{ V}$					
Source		6.0	13	26	
Sink		10	13	26	
$V_{CC} = 3.0 \text{ V}$					
Source		15	32	60	
Sink		40	64	140	
$V_{CC} = 5.0 \text{ V}$					
Source		20	40	140	
Sink		40	70	140	
Power Supply Current (Per Amplifier, V _O = 0 V)	I _D				mA
V _{CC} = 1.0 V		_	1.2	1.75	
$V_{CC} = 3.0 \text{ V}$		_	1.5	2.0	
V _{CC} = 5.0 V		_	1.65	2.25	
$V_{CC} = 1.0 \text{ V } (T_A = -40 \text{ to } 105^{\circ}\text{C})$		_	_	2.0	
$V_{CC} = 3.0 \text{ V } (T_A = -40 \text{ to } 105^{\circ}\text{C})$		_	-	2.25	
$V_{CC} = 5.0 \text{ V } (T_A = -40 \text{ to } 105^{\circ}\text{C})$		_	_	2.5	

$\textbf{AC ELECTRICAL CHARACTERISTICS} \ (V_{CC} = 5.0 \ \text{V}, \ V_{EE} = 0 \ \text{V}, \ V_{CM} = V_{O} = V_{CC}/2, \ T_{A} = 25 ^{\circ}\text{C}, \ unless otherwise noted.)$

Characteristic	Symbol	Min	Тур	Max	Unit
Slew Rate (V _S = ± 2.5 V, V _O = -2.0 to 2.0 V, R _L = 2.0 k Ω , A _V = 1.0) Positive Slope Negative Slope	SR	1.8 1.8	3.0 3.0	6.0 6.0	V/μs
Gain Bandwidth Product (f = 100 kHz) $V_{CC} = 0.5 \text{ V}, V_{EE} = -0.5 \text{ V} $ $V_{CC} = 1.5 \text{ V}, V_{EE} = -1.5 \text{ V} $ $V_{CC} = 2.5 \text{ V}, V_{EE} = -2.5 \text{ V} $	GBW	2.0 2.5 3.0	3.0 3.5 4.0	6.0 7.0 8.0	MHz
Gain Margin (R _L =10 k Ω , C _L = 0 pF)	Am	-	6.5	_	dB
Phase Margin (R _L = 10 k Ω , C _L = 0 pF)	φm	-	60	-	Deg
Channel Separation (f = 1.0 Hz to 20 kHz, R_L = 600 Ω)	CS	-	120	-	dB
Power Bandwidth ($V_O = 4.0 V_{pp}$, $R_L = 1.0 k\Omega$, THD $\leq 1.0\%$)	BW _P	-	200	-	kHz
Total Harmonic Distortion (V $_{O}$ = 4.5 V $_{pp},\ R_{L}$ = 600 $\Omega,\ A_{V}$ = 1.0) f = 1.0 kHz f = 10 kHz	THD	- -	0.004 0.01	- -	%
Differential Input Resistance (V _{CM} = 0 V)	R _{in}	-	>1.0	-	terra Ω
Differential Input Capacitance (V _{CM} = 0 V)	C _{in}	-	2.0	-	pF
Equivalent Input Noise Voltage (V _{CC} = 1.0 V, V _{CM} = 0 V, V _{EE} = GND, R _S = 100 Ω) f = 1.0 kHz	e _n	-	30	-	nV/√Hz




Figure 2. Representative Block Diagram

General Information

The MC33501/503 dual operational amplifier is unique in its ability to provide 1.0 V rail—to—rail performance on both the input and output by using a SMARTMOS $^{\text{M}}$ process. The amplifier output swings within 50 mV of both rails and is able to provide 50 mA of output drive current with a 5.0 V supply, and 10 mA with a 1.0 V supply. A 5.0 MHz bandwidth and a slew rate of 3.0 V/µs is achieved with high speed depletion mode NMOS (DNMOS) and vertical PNP transistors. This device is characterized over a temperature range of −40°C to 105°C.

Circuit Information Input Stage

One volt rail-to-rail performance is achieved in the MC33501/503 at the input by using a single pair of depletion mode NMOS devices (DNMOS) to form a differential amplifier with a very low input current of 40 fA. The normal input common mode range of a DNMOS device, with an ion implanted negative threshold, includes ground and relies on the body effect to dynamically shift the threshold to a positive value as the gates are moved from ground towards the positive supply. Because the device is manufactured in a p-well process, the body effect coefficient is sufficiently large to ensure that the input stage will remain substantially saturated when the inputs are at the positive rail. This also applies at very low supply voltages. The 1.0 V rail-to-rail input stage consists of a DNMOS differential amplifier, a folded cascode, and a low voltage balanced mirror. The low voltage cascaded balanced mirror provides high 1st stage gain and base current cancellation without sacrificing signal integrity. A common mode feedback path is also employed to enable the offset voltage to track over the input common mode voltage. The total operational amplifier quiescent current drop is 1.3 mA/amp.

Output Stage

An additional feature of this device is an "on demand" base current cancellation amplifier. This feature provides base drive to the output power devices by making use of a buffer amplifier to perform a voltage-to-current conversion. This is done in direct proportion to the load conditions. This "on demand" feature allows these amplifiers to consume only a few micro-amps of current when the output stage is in its quiescent mode. Yet it provides high output current when required by the load. The rail-to-rail output stage current boost circuit provides 50 mA of output current with a 5.0 V supply (For a 1.0 V supply output stage will do 10 mA) enabling the operational amplifier to drive a 600 Ω load. A buffer is necessary to isolate the load current effects in the output stage from the input stage. Because of the low voltage conditions, a DNMOS follower is used to provide an essentially zero voltage level shift. This buffer isolates any load current changes on the output stage from loading the input stage. A high speed vertical PNP transistor provides excellent frequency performance while sourcing current. The operational amplifier is also internally compensated to provide a phase margin of 60 degrees. It has a unity gain of 5.0 MHz with a 5.0 V supply and 4.0 MHz with a 1.0 V supply.

Low Voltage Operation

The MC33501/503 will operate at supply voltages from 0.9 to 7.0 V and ground. When using the MC33501/503 at supply voltages of less than 1.2 V, input offset voltage may increase slightly as the input signal swings within approximately 50 mV of the positive supply rail. This effect occurs only for supply voltages below 1.2 V, due to the input depletion mode MOSFETs starting to transition between the saturated to linear region, and should be considered when designing high side dc sensing applications operating at the positive supply rail. Since the device is rail—to—rail on both input and output, high dynamic range single battery cell applications are now possible.




Figure 3. Output Saturation versus Load Resistance




Figure 4. Drive Output Source/Sink Saturation Voltage versus Load Current




Figure 5. Input Current versus Temperature




Figure 6. Gain and Phase versus Frequency




Figure 7. Transient Response




Figure 8. Slew Rate




Figure 9. Maximum Power Dissipation versus Temperature




Figure 10. Open Loop Voltage Gain versus Temperature




Figure 11. Output Voltage versus Frequency




Figure 12. Common Mode Rejection versus Frequency




Figure 13. Power Supply Rejection versus Frequency




Figure 14. Output Short Circuit Current versus Output Voltage




Figure 15. Output Short Circuit Current versus Temperature




Figure 16. Supply Current per Amplifier versus Supply Voltage with No Load




Figure 17. Input Offset Voltage Temperature Coefficient Distribution




Figure 18. Input Offset Voltage Distribution




Figure 19. Total Harmonic Distortion versus Frequency with 1.0 V Supply




Figure 20. Total Harmonic Distortion versus Frequency with 5.0 V Supply




Figure 21. Slew Rate versus Temperature




Figure 22. Gain Bandwidth Product versus Temperature




Figure 23. Voltage Gain and Phase versus Frequency




Figure 24. Gain and Phase Margin versus Temperature




Figure 25. Gain and Phase Margin versus Differential Source Resistance




Figure 26. Feedback Loop Gain and Phase versus Capacitive Load





Figure 27. Channel Separation versus Frequency

Figure 28. Output Voltage Swing versus Supply Voltage







Figure 29. Equivalent Input Noise Voltage versus Frequency

Figure 30. Gain and Phase Margin versus Supply Voltage






Figure 31. Useable Supply Voltage versus Temperature

Figure 32. Open Loop Gain versus Supply Voltage




Figure 33. 1.0 V Oscillator




Figure 34. 1.0 V Voiceband Filter





Figure 35. Power Supply Application



Io	l _L	ΔΙ _Ο /ΔΙ _L
435 mA	463 μΑ	−120 x 10 ^{−6}
212 mA	492 μΑ	-120 X 10 °

For best performance, use low tolerance resistors.

Figure 36. 1.0 V Current Pump

SMARTMOS is a trademark of Motorola, Inc.




TSOP-5 3.00x1.50x0.95, 0.95P **CASE 483 ISSUE P**


DATE 01 APR 2024

NOTES:

- DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5-2018.
- ALL DIMENSION ARE IN MILLIMETERS (ANGLES IN DEGREES). MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. 3. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OF GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION D.
- OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.




DIM	MILLIMETERS				
DIIVI	MIN.	NOM.	MAX.		
А	0.900	1.000	1.100		
A1	0.010	0.055	0.100		
A2	0	0.950 REF.			
b	0.250	0.375	0.500		
С	0.100	0.180	0.260		
D	2.850	3.000	3.150		
Е	2.500	2.750	3.000		
E1	1.350	1.500	1.650		
е	0.950 BSC				
L	0.200	0.400	0.600		
Θ	0.	5°	10°		




RECOMMENDED MOUNTING FOOTPRINT*

FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

NOTE 5 В Ė1 PIN 1 **IDENTIFIER** TOP VIEW





GENERIC MARKING DIAGRAM*





XXX = Specific Device Code

= Pb-Free Package

= Date Code

Analog Discrete/Logic

XXX = Specific Device Code = Assembly Location

= Year

W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

М

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ARB18753C	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DECODIDATION.	TSOP-5 3.00x1.50x0.95, 0.	OED	PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

