











TLC59210

SCLS711A - MARCH 2009 - REVISED NOVEMBER 2015

TLC59210 8-BIT DMOS Sink Driver With Latch

1 Features

- DMOS Process
- High Voltage Output (V_{ds} = 30 V)
- Output Current on Each Channel (I_{ds} Max = 200 mA)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds JESD 22
 - 2000-V Human Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged Device Model (C101)
- LED Driver Application
- Output Clamp Diodes (Parasitic)
- Control Pins of CLR and CLK Inputs
- Clock Input up to 1 MHz

2 Applications

- Lamp and Display (LED)
- Hammer
- Relay

3 Description

The TLC59210 is an 8-bit flip-flop driver for LED and solenoid with Schmitt-trigger buffers. Each channel can sink up to 200mA and support an output voltage up to 30V. The TLC59210 is designed for $V_{\rm CC}$ and operation from 3.3V to 5.5V.

Each output channel is controlled by a positive-edgetriggered D-type flip-flops with a direct clear (CLR) input. Information at the data (D) input meeting the setup time requirements is transferred to the Y output on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

The TLC59210 is characterized for operation from -40°C to 85°C.

Device Information⁽¹⁾

PART NUMBER	NUMBER PACKAGE BODY SIZE (NON	
TI 050240	PDIP (20)	24.33 mm × 6.35 mm
TLC59210	TSSOP (20)	6.50 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic






Table of Contents

1	Features 1	8	Detailed Description	9
2	Applications 1		8.1 Overview	9
3	Description 1		8.2 Functional Block Diagram	9
4	Revision History2		8.3 Feature Description	10
5	Pin Configuration and Functions		8.4 Device Functional Modes	10
6	Specifications	9	Application and Implementation	11
•	6.1 Absolute Maximum Ratings		9.1 Application Information	11
	6.2 ESD Ratings		9.2 Typical Application	11
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	13
	6.4 Thermal Information	11	Layout	13
	6.5 Electrical Characteristics: V _{CC} = 4.5 V to 5.5 V 5		11.1 Layout Guidelines	13
	6.6 Electrical Characteristics: V _{CC} = 3 V to 3.6 V		11.2 Layout Example	13
	6.7 Timing Requirements: V _{CC} = 4.5 V to 5.5 V 6	12	Device and Documentation Support	14
	6.8 Timing Requirements: V _{CC} = 3 V to 3.6 V		12.1 Community Resources	14
	6.9 Switching Characteristics: V _{CC} = 4.5 V to 5.5 V 6		12.2 Trademarks	14
	6.10 Switching Characteristics: V _{CC} = 3 V to 3.6 V 6		12.3 Electrostatic Discharge Caution	14
	6.11 Typical Characteristics		12.4 Glossary	14
7	Parameter Measurement Information 8	13	Mechanical, Packaging, and Orderable Information	14

4 Revision History

Changes from Original (March 2009) to Revision A

Page

Product Folder Links: TLC59210


Submit Documentation Feedback

Copyright © 2009–2015, Texas Instruments Incorporated



5 Pin Configuration and Functions

N or PW Package 20 Pin PDIP or TSSOP (Top View)



Pin Functions

	PIN	1/0	DECODIDETION
NO.	NAME	1/0	DESCRIPTION
1	CLR	I	Direct Clear. When Low, all outputs are off
2	D1	I	Data Input 1
3	D2	I	Data Input 2
4	D3	I	Data Input 3
5	D4	I	Data Input 4
6	D5	I	Data Input 5
7	D6	I	Data Input 6
8	D7	I	Data Input 7
9	D8	I	Data Input 8
10	CLK	I	Clock input. A Rising Edge transfers information at the data input (D) to the output (Y).
11	GND	GND	Ground
12	Y8	Output	Data Output 8
13	Y7	Output	Data Output 7
14	Y6	Output	Data Output 6
15	Y5	Output	Data Output 5
16	Y4	Output	Data Output 4
17	Y3	Output	Data Output 3
18	Y2	Output	Data Output 2
19	Y1	Output	Data Output 1
20	V _{CC}	Power	Supply for Device



6 Specifications

6.1 Absolute Maximum Ratings

⁽¹⁾over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V_{CC}	Supply voltage			-0.5	7	V
D	Input voltage			-0.5	7	V
V_{ds}	Output voltage	H output		-0.5	32	V
	Outout ourrent	1 hit for output low	V_{CC} = 3 V to 3.6 V		100	m Λ
I _{ds}	Output current	1 bit for output low,	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		200	mA
I_{IK}	Input clamp current	V _I < 0 V			-20	mA
	Operating free-air temperat	Operating free-air temperature		-40	85	°C
T _{stg}	Storage temperature	·		-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V
		Machine Model (A115-A), per ANSI/ESDA/JEDEC Standard JESD-17 ⁽³⁾	±200	

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 200-V MM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

				MIN	MAX	UNIT
V_{CC}	Supply voltage			3	5.5	V
V_{IH}	High-level input voltage			$V_{CC} \times 0.7$	V_{CC}	V
V_{IL}	Low-level input voltage			0	$V_{CC} \times 0.3$	V
V _{ds}	Output voltage				30	V
v ds		N package,	Duty cycle < 42%		200	
	Output ourrent	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	Duty cycle < 100%		130	A
I _{ds}	Output current	PW package,	Duty cycle < 24%		200	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	Duty cycle < 100%		95	
T _A	Operating free-air temperature			-40	85	°C

6.4 Thermal Information

		TLC59210			
	THERMAL METRIC ⁽¹⁾	N (PDIP)	PW (TSSOP)	UNIT	
		20 PINS	20 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	53.6	94.3	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	41.2	28.3	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	34.6	45.7	°C/W	
ΨЈТ	Junction-to-top characterization parameter	22.3	1.6	°C/W	
ΨЈВ	Junction-to-board characterization parameter	34.4	45.1	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

Copyright © 2009-2015, Texas Instruments Incorporated



6.5 Electrical Characteristics: $V_{CC} = 4.5 \text{ V}$ to 5.5 V

over recommended operating free-air temperature range, $T_A = -40$ °C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	S	MIN	TYP	MAX	UNIT
V _{T+}	Positive-going input threshold	D, CLR, CLK				3.5	V
V _T	Negative-going input threshold	D, CLR, CLK		1.5			V
V_{HYS}	Hysteresis	D, CLR, CLK		0.5		2	V
I _{IH}	High-level input current	V _{CC} = 5.5 V, V _I = 5.5 V			0	1	μΑ
I _{IL}	Low-level input current	V _{CC} = 5.5 V, V _I = 0 V			0	-1	μΑ
l _{OZ}	Leakage current	V _{ds} = 30 V				5	μΑ
I _{off}	Leakage current	$V_1 = 0 \text{ to } 5 \text{ V}, V_0 = 0 \text{ to } 30 \text{ V}, V_{CC} = 0$			0	5	μΑ
	Out of the course of	V 045 5 V V 045 00 V V 0	Output = all OFF		0	5	^
I _{CC}	Supply current	$V_1 = 0 \text{ to } 5 \text{ V}, V_0 = 0 \text{ to } 30 \text{ V}, V_{CC} = 0$	Output = all ON		0	5	μΑ
.,	Lave laved autout valtage	V _{CC} = 4.5 V, I _O = 100 mA			0.2	0.35	V
V _{OL}	Low-level output voltage	V _{CC} = 4.5 V, I _O = 200 mA			0.5	2 1 -1 5 5 5	V
r _{ON}	ON-state resistance	V _{CC} = 4.5 V, I _O = 100 mA			2	3.5	Ω
Ci	Input capacitance	V _I = V _{CC} or GND			5		pF

6.6 Electrical Characteristics: $V_{CC} = 3 \text{ V}$ to 3.6 V

over recommended operating free-air temperature range, $T_A = -40$ °C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	NS	MIN	TYP	MAX	UNIT
V_{T+}	Positive-going input threshold	D, CLR, CLK				2.52	٧
V_{T-}	Negative-going input threshold	$\begin{array}{cccccccccccccccccccccccccccccccccccc$				V	
V_{HYS}	Hysteresis	D, CLR, CLK	CLR, CLK 0.8 CLR, CLK 0.3 $S = 3.6 \text{ V}, \text{ V}_1 = 3.6 \text{ V}$ 0.3 $S = 3.6 \text{ V}, \text{ V}_1 = 0 \text{ V}$ 0.3 $S = 3.6 \text{ V}, \text{ V}_1 = 0 \text{ V}$ 0.3 $S = 3.6 \text{ V}, \text{ V}_1 = 0 \text{ to } 3.6 \text{ V}, \text{ V}_0 = 0 \text{ to } 30 \text{ V}$ $S = 3.6 \text{ V}, \text{ V}_1 = 0 \text{ to } 3.6 \text{ V}, \text{ V}_0 = 0 \text{ to } 30 \text{ V}$ $S = 3.6 \text{ V}, \text{ V}_1 = 0 \text{ to } 3.6 \text{ V}, \text{ V}_0 = 0 \text{ to } 30 \text{ V}$ $S = 3.6 \text{ V}, \text{ V}_1 = 0 \text{ to } 3.6 \text{ V}, \text{ V}_0 = 0 \text{ to } 30 \text{ V}$ $S = 3.6 \text{ V}, \text{ V}_1 = 0 \text{ to } 3.6 \text{ V}, \text{ V}_0 = 0 \text{ to } 30 \text{ V}$ $S = 3.6 \text{ V}, \text{ V}_1 = 0 \text{ to } 3.6 \text{ V}, \text{ V}_0 = 0 \text{ to } 30 \text{ V}$ $S = 3.6 \text{ V}, \text{ V}_1 = 0 \text{ to } 3.6 \text{ V}, \text{ V}_0 = 0 \text{ to } 30 \text{ V}$ $S = 3.6 \text{ V}, \text{ V}_1 = 0 \text{ to } 3.6 \text{ V}, \text{ V}_0 = 0 \text{ to } 30 \text{ V}$ $S = 3.6 \text{ V}, \text{ V}_1 = 0 \text{ to } 3.6 \text{ V}, \text{ V}_0 = 0 \text{ to } 30 \text{ V}$ $S = 3.6 \text{ V}, \text{ V}_1 = 0 \text{ to } 3.6 \text{ V}, \text{ V}_0 = 0 \text{ to } 30 \text{ V}$ $S = 3.6 \text{ V}, \text{ V}_1 = 0 \text{ to } 3.6 \text{ V}, \text{ V}_0 = 0 \text{ to } 3.6 \text{ V}$ $S = 3.6 \text{ V}, \text{ V}_1 = 0 \text{ to } 3.6 \text{ V}$ $S = 3.6 \text{ V}, \text{ V}_1 = 0 \text{ to } 3.6 \text{ V}$ $S = 3.6 \text{ V}, \text{ V}_1 = 0 \text{ to } 3.6 \text{ V}$ $S = 3.6 \text{ V}, \text{ V}_1 = 0 \text{ to } 3.6 \text{ V}$ $S = 3.6 \text{ V}, \text{ V}_1 = 0 \text{ to } 3.6 \text{ V}$ <			1.32	V
I _{IH}	High-level input current	$V_{CC} = 3.6 \text{ V}, V_{I} = 3.6 \text{ V}$			0	1	μΑ
I _{IL}	Low-level input current	CC = 3.6 V, V _I = 0 V			0	-1	μΑ
l _{OZ}	Leakage current	V _O = 30 V				5	μΑ
I _{off}	Leakage current	$V_{CC} = 0 \text{ V}, V_{I} = 0 \text{ to } 3.6 \text{ V}, V_{O} = 0 \text{ to } 3.6 \text{ V}$	30 V		0	5	μΑ
	Cumply ourrent	$V_{CC} = 3.6 \text{ V}, V_{I} = 0 \text{ to } 3.6 \text{ V}, V_{O} = 0$	Output = all OFF		0	5	
I _{CC}	Supply current	to 30 V	Output = all ON		0	5	μA
V_{OL}	Low-level output voltage	$V_{CC} = 3 \text{ V}, I_{O} = 100 \text{ mA}$,		0.7	٧	
r _{ON}	ON-state resistance	V _{CC} = 3 V, I _O = 100 mA			3.5	7	Ω
Ci	Input capacitance	V _I = V _{CC} or GND			5		pF



6.7 Timing Requirements: $V_{cc} = 4.5 \text{ V}$ to 5.5 V

over recommended operating free-air temperature range, O/C to Y (unless otherwise noted)

			MIN	NOM MAX	UNIT
t _{su}	Setup time, CLK↑	V _{DD} = 4.5 V	10		ns
t _h	Hold time, CLK↑	V _{DD} = 4.5 V	10		ns
t _w	Pulse width, CLK, CLR	V _{DD} = 4.5 V	30		ns

6.8 Timing Requirements: $V_{CC} = 3 \text{ V to } 3.6 \text{ V}$

over recommended operating free-air temperature range, O/C to Y (unless otherwise noted)

			MIN	NOM	MAX	UNIT
t _{su}	Setup time, CLK↑	V _{DD} = 3 V	10			ns
t _h	Hold time, CLK↑	V _{DD} = 3 V	10			ns
t _w	Pulse width, CLK, CLR	$V_{DD} = 3 V$	30			ns

6.9 Switching Characteristics: $V_{CC} = 4.5 \text{ V}$ to 5.5 V

over recommended operating free-air temperature range, $T_A = -40$ °C to 85°C (unless otherwise noted), see Figure 5

PARAMETER	TEST C	ONDITIONS	LOAD CAPACITANCE	MIN	TYP	MAX	UNIT
4	Output = low to high	T _A = 25°C			180	230	ns
t _{TLH}	Output = low to high	$T_A = -40$ °C to 85°C	24-V pullup			260	115
+	Output = high to low	T _A = 25°C	$C_L = 30 \text{ pF}, R_L = 240 \Omega,$ 24-V pullup		300	450	ns
t _{THL}	Output = high to low	$T_A = -40$ °C to 85°C				500	115
4	Output = low to high	$T_A = 25^{\circ}C$	$C_L = 30 \text{ pF}, R_L = 240 \Omega,$		320	480	
t _{PLH}	Output = low to high	$T_A = -40$ °C to 85°C	24-V pullup			550	ns
4	Output – high to low	$T_A = 25^{\circ}C$	$C_L = 30 \text{ pF}, R_L = 240 \Omega,$		320	480	no
t _{PHL}	Output = high to low	$T_A = -40$ °C to 85°C	24-V pullup			550	ns
4	CLR-Y	T _A = 25°C	$C_L = 30 \text{ pF}, R_L = 240 \Omega,$		320	480	
t _{PHLR}	CLK-1	$T_A = -40$ °C to 85°C	24-V pullup			550	ns


6.10 Switching Characteristics: $V_{CC} = 3 \text{ V}$ to 3.6 V

over recommended operating free-air temperature range, $T_A = -40$ °C to 85°C (unless otherwise noted), see Figure 5

PARAMETER	TEST	CONDITIONS	LOAD CAPACITANCE	MIN	TYP	MAX	UNIT
Output = low to		T _A = 25°C	$C_L = 30 \text{ pF}, R_L = 240$		300	450	
t _{TLH}	high	T $_{A}$ = -40°C to 85°C	Ω, 24-V pullup			500	ns ns ns
	Output = high to	T _A = 25°C	$C_L = 30 \text{ pF}, R_L = 240$		300	450	
t _{THL}	low	T $_{A}$ = -40°C to 85°C	Ω, 24-V pullup			500	ns
	Output = low to	T _A = 25°C	$C_L = 30 \text{ pF}, R_L = 240$		500	700	
t _{PLH}	high	T $_{A}$ = -40°C to 85°C	Ω, 24-V pullup			850	ns
	Output = high to	T _A = 25°C	$C_L = 30 \text{ pF}, R_L = 240$		500	700	
t _{PHL}	low	T $_{A}$ = -40 °C to 85 °C	Ω, 24-V pullup			850	ns
		T _A = 25°C	$C_L = 30 \text{ pF}, R_L = 240$	·	500	700	
t _{PHLR}	CLR-Y	T $_{A}$ = -40°C to 85°C	Ω, 24-V pullup			850	ns



6.11 Typical Characteristics




Product Folder Links: TLC59210


Copyright © 2009–2015, Texas Instruments Incorporated

Submit Documentation Feedback



7 Parameter Measurement Information





- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , $t_r \leq$ 3 ns, and $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 5. Test Circuit and Voltage Waveforms

Product Folder Links: TLC59210

Submit Documentation Feedback

Copyright © 2009–2015, Texas Instruments Incorporated



Detailed Description

Overview 8.1

The TLC59210 is an 8-bit flip-flop driver for LED and solenoid with Schmitt-trigger buffers. Each output channel is controlled by a positive-edge-triggered D-type flip-flops with a direct clear (CLR) input. Information at the data (D) input meeting the setup time requirements is transferred to the Y output on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

8.2 Functional Block Diagram





Figure 6. Output Schematic



This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.

Figure 7. Logic Symbol

Product Folder Links: TLC59210

Downloaded from Arrow.com.



8.3 Feature Description

The TLC59210 features the ability to independently control 8 Sinking Outputs (Y). At each CLK pulse the output can be latched high or low depending on the input state (D). The CLR function allows for all outputs to be set high.

8.4 Device Functional Modes

Table 1. Function Table (Each Latch)⁽¹⁾

	INPUTS	OUTPUT	
CLR	CLK	D	Y
L	Χ	Χ	H*
Н	\uparrow	L	H*
Н	\uparrow	Н	L
Н	L	X	Y_0
Н	\downarrow	Χ	Y ₀

(1) L: Low-level, H: High-level, H*: with pullup resistor, X: Irrelevant, ↑: Rising edge,↓: Falling edge, Z: High-impedance (OFF)

Product Folder Links: TLC59210

Submit Documentation Feedback

Copyright © 2009–2015, Texas Instruments Incorporated



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

In an LED display application, TLC59210 is used to drive the current sink for 8 LEDs in parallel. LED display patterns can be created by providing different bit patterns. Each LED can be duty cycled by either duty cycling the LED supply or the control bit.

9.1.1 Setting LED Current

The LED current is primarily dependent on the supply voltage, the forward voltage of the LED, and the series resistor (RSET). In many applications the supply voltage and LED forward voltage cannot be adjusted. Hence, RSET is utilized to adjust the LED current.

9.1.2 PWM Brightness Dimming

The perceived brightness of the LEDs can be adjusted by use of PWM dimming. For example, an LED driven at 50% duty cycle will appear less bright than it would at 100% duty cycle.

9.2 Typical Application




Figure 8. Typical Application Schematic

9.2.1 Design Requirements

For an LED display application, a parallel data bus used to provide the input control for TLS59210. A character generator circuit and LED power circuit are used to generate the bit pattern written into the TLC59210 to provide the power control for the entire LED array. The LED power circuit controls the total current into the array and can also power cycle the LED array. For simple implementation, LED power circuit could be eliminated. The V_{LED}can be connected directly to the resistor and LED string.



Typical Application (continued)


9.2.2 Detailed Design Procedure

The combination of LED Supply voltage (V_{LED}), the LED forward voltage (V_F), and external resistor sets the maximum LED current (I_{DS}) that would appear with a 100% duty cycle.

$$I_{DS} = (VLED - VF)/R_{SET}$$
 (1)

The maximum total power dissipation and maximum current through each channel of TLC59210 is determined by the number of the LEDs that are on at one time, the LED duty cycle, and the ambient temperature. The following graphs show how the maximum channel current may be limited by the total power dissipation.

9.2.3 Application Curves



(TSSOP (PW) Package)

Product Folder Links: TLC59210




Figure 10. Maximum Output Current vs Duty Cycle (DIP (N) Package)

Submit Documentation Feedback

Copyright © 2009–2015, Texas Instruments Incorporated

12



10 Power Supply Recommendations

TLC59210 operates from a VCC range of 3 V to 5.5 V. The system will also require a power supply for the LEDs. The supply voltage of the LEDs must be greater than the forward voltage of the LED plus the VOL of the channel, but not greater than 30V.

11 Layout

11.1 Layout Guidelines

The traces carrying power through the LEDs should be wide enough to handle the necessary current. All LED current passes through the device and into the ground node. There must be a strong connection between the device ground and the circuit board ground.

11.2 Layout Example




Figure 11. Layout Example



12 Device and Documentation Support

12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Lise

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TLC59210

Submit Documentation Feedback

Copyright © 2009–2015, Texas Instruments Incorporated

www.ti.com 1-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TLC59210IN	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	TLC59210IN
TLC59210IPWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	=	Y59210

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.






www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC59210IPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1




PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal


Device	Device Package Type Packag		e Drawing Pins SP		Length (mm)	Width (mm)	Height (mm)	
TLC59210IPWR	TSSOP	PW	20	2000	356.0	356.0	35.0	



PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLC59210IN	N	PDIP	20	20	506	13.97	11230	4.32

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated