
TOSHIBA



TOSHIBA CORPORATION

Semiconductor Company

Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

CAUTION

How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts = (NMI, INTO), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE or STOP mode. (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

Document Change Notification

The purpose of this notification is to inform customers about the launch of the Pb-free version of the device. The introduction of a Pb-free replacement affects the datasheet. Please understand that this notification is intended as a substitute for a revision of the datasheet.

Changes to the datasheet may include the following, though not all of them may apply to this particular device.

1. Part number

Example: TMPxxxxxxF TMPxxxxxxFG

All references to the previous part number were left unchanged in body text. The new part number is indicated on the prelims pages (cover page and this notification).

2. Package code and package dimensions

Example: LQFP100-P-1414-0.50C (LQFP100-P-1414-0.50F)

All references to the previous package code and package dimensions were left unchanged in body text. The new ones are indicated on the prelims pages.

3. Addition of notes on lead solderability

Now that the device is Pb free, notes on lead solderability have been added.

Ι

4. RESTRICTIONS ON PRODUCT USE

The previous (obsolete) provision might be left unchanged on page 1 of body text. A new replacement is included on the next page.

5. Publication date of the datasheet

The publication date at the lower right corner of the prelims pages applies to the new device.

2011-01-26

1. Part number

2. Package code and dimensions

Previous Part Number (in Body Text)	Previous Package Code (in Body Text)	New Part Number	New Package Code
TMP95C061BF	P-QFP100-1414-0.50	TMP95C061BFG	QFP100-P-1414-0.50
_ (Note)	_ (Note)	TMP95C061BDFG	LQFP100-P-1414-0.50F

Note: Pb-containing variant not available.

3. Addition of notes on lead solderability

The following solderability test is conducted on the new device.

Solderability


Test Parameter	Test Condition	Note
Solderability	Use of Sn-37Pb solder Bath Solder bath temperature = 230°C, Dipping time = 5 seconds The number of times = one, Use of R-type-flux Use of Sn-3.0Ag-0.5Cu solder bath Solder bath temperature = 245°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux	Pass: Solderability rate until forming

4. RESTRICTIONS ON PRODUCT USE

It replaces the "RESTRICTIONS ON PRODUCT USE" on page 1 of body text. For details, see the attached RESTRICTIONS ON PRODUCT USE.

5. Publication date of the datasheet

The publication date of this datasheet is printed at the lower right corner of this notification.




^{*:} For the dimensions of the new package, see the attached Package Dimensions diagram.

(Annex)


Package Dimensions

QFP100-P-1414-0.50




LQFP100-P-1414-0.50F

Unit: mm



RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS PRODUCT DESIGN OR APPLICATIONS.
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
 Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.



CMOS 16-bit Microcontroller TMP95C061BF

1. Outline and Device Characteristics

TMP95C061BF is high-speed advanced 16-bit microcontroller developed for controlling medium to large-scale equipment. TMP95C061BF is housed in an 100-pin mini flat package (QFP100-P-1414-0.50). TMP95C061BEF is housed in QFP100-P-2222-0.80A package.

Device characteristics are as follows:

- Original High speed 16-bit CPU (900/H CPU)
 - TLCS-90/900 instruction mnemonic upward compatible.
 - 16M-byte linear address space
 - General-purpose registers and register bank system
 - 16-bit multiplication / division and bit transfer / arithmetic instructions
 - Micro DMA : 4 channels (640 ns / 2 bytes at 25 MHz)
- Minimum instruction execution time . 160 ns at 25 MHz (2)
- Internal RAM : None
 - Internal ROM None
- **(4)** External memory expansion
 - Can be expanded up to 16 Mbytes (for both programs and data).
 - AM8 / $\overline{16}$ pin (select the external data bus width)
 - Can mix 8- and 16-bit external data buses. ... Dynamic data bus sizing
- DRAM Controller (5)
- : 4 channels **(6)** 8-bit timer
- : 2 channels 16-bit timer (7)
- : 4 bits, 2 channels (8)Pattern generator

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.

- Quality and Reliability Assurance/ Handling Precautions.

 TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

 In developing—your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

 The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.) These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

 The information contained herein is subject to change without notice.

(9) Serial interface :2 channels

(Only for channel 0, external clock can be used in UART mode.)

(10) 10-bit A/D converter :4 channels

(11) Watchdog timer

(12) Chip select / wait controller :4 blocks

(13) Interrupt functions

• 2 CPU interrupts SWI instruction, and Illegal instruction

• 18 internal interrupts ... 7-level priority can be set.

• 6 external interrupts 7-level priority can be set.

(14) I/O ports 56 pins

(15) Standby function :3 HALT modes (RUN, IDLE, STOP)




Figure 1 TMP95C061B Block Diagram

2. Pin Assignment and Functions

2.1

The assignment of input / output pins for TMP95C061B their name and outline functions are described below.

Pin Assignment Figure 2.1 shows pin assignment of TMP95C061B. MCU mode Pin Na MCU mode 88 RD 89 87 A0 P52 / HWR 90 86 A1 P53 / BUSRQ 91 85 A2 P54/BUSAK 92 84 A3 P55/R/W 93 83 A4 P60 / CSO 94 82 A5 VCC 95 81 A6 P61 / CS1 96 80 A7 P62 / CS2 97 79 A8 P63 / CS3 / CAS 98 78 A9 P64/RAS 99 77 A10 GND P65 / REFOUT 75 A12 P70 / PG00 74 A13 73 A14 P71/PG01 P72 / PG02 72 A15 P73 / PG03 71 P20 / A16 P74/PG10 70 P21 / A17 P75 / PG11 69 P22 / A18 P76/PG12 68 P23 / A19 P77 / PG13 67 P24 / A20 NMI 66 P25 / A21 P80/TXD0 65 P26 / A22 P81/RXD0 12 Top View 64 P27 / A23 P82 / CTS0 / SCLK0 13 63 VCC MFP100 P83 / TXD1 14 62 GND P84/RXD1 61 GND P85/SCLK1 16 60 P17 / D15 AGND (V_{REFL}) 59 P16 / D14 18/-(V_{REF} (V_{REFH}) 58 P15 / D13 19 57 P14 / D12 P90/AN0 20 56 P13 / D11 P91/AN1 21 55 P12 / D10 P92 / AN2 22 54 P11 / D9 P93 / AN3 23 53 P10 / D8 AM8 / 16 24 52 D7 CLK 51 D6 50 D5 GND√ 49 D4 X1 27 48 D3 47 D2 ĒĀ 29 30 46 D1 WDTOUT 45 D0 31 PA0) WAIT 32 44 VCC PA1/TI0 33 43 PB7 / INTO PA2/TO1 34 42 PB6 / TO6 PA3/TO3 35 41 PB5 / INT7 / TI7 PB0/INT4/TI4 36 40 PB4 / INT6 / TI6 PB1 / INT5 / TI5 39 PB3 / TO5

Figure 2.1 Pin Assignment (100-pin MFP)

38 PB2 / TO4

2.2 Pin Names and Functions

The names of input / output pins and their functions are described below. Table 2.2 Pin Names and Functions.

Table 2.2

Pin name	Number of pins	I/O	Functions
D0 to D7	8	I/O	Data : 0 to 7 for data bus
P10 to P17 D8 to D15	8	I/O I/O	Port 1: I/O ports that allow I/O to be selected on a bit basis Data: 8 to 15 for data bus
P20 to P27 A16 to A23	8	Output Output	Port 2 : Output ports Address : 16 to 23 for address bus
A8 to A15	8	Output	Address : 8 to 15 for address bus
A0 to A7	8	Output	Address : 0 to 7 for address bus
RD	1	Output	Read : Strobe signal for reading external memory
WR	1	Output	Write : Strobe signal for writing data on pins D0 to 7
P52 HWR	1	I/O Output	Port 52 : I/O port (with pull-up resistor) High Write : Strobe signal for writing data on pins D8 to 15
P53 BUSRQ	1	I/O Input	Port 53 : I/O port (with pull-up resistor) Bus request : Signal used to request high impedance for D0 to 15, A0 to 23, RD, WR, HWR, R/W, CSO to CS3, RAS, CAS and REFOUT (*) pins. (for external DMAC)
P54 BUSAK	1	I/O Output	Port 54 Bus Acknowledge: Signal indicating that D0 to 15, A0 to 23, RD, WR, HWR, R/W, CSO to CS3, RAS, CAS and REFOUT (*) pins are at high impedance after receiving BUSRQ. (for external DMAC)
P55 R/W	7	I/O Output	Port 55 : Output port (with pull-up resistor) Read/Write : 1 : indicates read or dummy cycle 0 : indicates write cycle
P60 CS0	1	Output Output	Port 60 : Output port Chip Select 0: Outputs 0 when address is within specified address area
P61 CS1))1	Output Output	Port 61 : Output port Chip Select 1: Output 0 when address is within specified address area

Note: With the external DMA controller, this device's built-in memory or built-in I/O cannot be accessed using the BUSRQ and BUSAK pins.

(*) RAS, CAS, and REFOUT are set to high impedance only when bus release mode is set using the DRAM controller. For details, see 3.7, Dynamic RAM (DRAM) Controller.

Pin name	Number of pins	I/O	Functions
P62 CS2	1	Output Output	Port 62 : Output port Chip Select 2: Outputs 0 if address is within specified address area
P63 CS3 CAS	1	Output Output Output	Port 63 : Output port Chip Select 3: Outputs 0 if address is within specified address area Column address strobe : Outputs CAS strobe for DRAM if address is
P64 RAS	1	Output Output	within specified address area Port 64 : Output port Low address strobe : Output RAS strobe for DRAM if address is within specified address area
P65 REFOUT	1	Output Output	Port 65 : Output port Refresh Output : 0: indicates priod of refresh cycle
P70 to P73 PG00 to PG03	4	I/O Output	Port 70 to 73: 1/0 port that allow selection of 1/0 on a bit basis (with pull-up resister) Pattern generator Port : 00 to 03
P74 to P77 PG10 to PG13	4	I/O Output	Port 74 to 77: 1/O port that allow selection of I/O on a bit basis (with pull-up resister) Pattern generator Port : 10 to 13
P80 TXD0	1	I/O Output	Port 80 : I/O port (with pull-up resister) Serial send data 0
P81 RXD0	1	I/O Input	Port 81 : I/O port (with pull-up resister) Serial receive data 0
P82 CTS0 SCLK0	1	I/O Input I/O	Port 82 : I/O port (with pull-up resister) Serial data send enable (clear to send) Serial Clock I/O 0
P83 TXD1	1	I/O Output	Port 83 : (1/0 port (with pull-up resister) Serial send data 1
P84 RXD1	1	I/O Input	Port 84 : 1/Q port (with pull-up resister) Serial receive data 1
P85 SCLK1	1	I/O I/O	Port 85 : I/O port (with pull-up resister) Serial clock I/O 1
P90 to P93 AN0/to AN3	4	Input Input	Port 9 : Input port Analog input : Input to A/D converter
PA0 WAIT	1 (I/O Input	Port A0 : I/O port (with pull-up resister) Wait : Pin used to request CPU us wait
PA1 TI0	1	I/O Input	Port A1 : I/O port (with pull-up resister) Timer input 0 : Timer 0 input
PA2 TO1	1	I/O Output	Port A2 : I/O port (with pull-up resister) Timer output 1 : Timer 0 or 1 output

Pin name	Number of pins	I/O	Functions
PA3 TO3	1	I/O Output	Port A3 : I/O port (with pull-up resistor) Timer output3 : Timer 2 or 3 output
PB0 TI4 INT4	1	I/O Input Input	Port B0 : I/O port (with pull-up resistor) Timer input 4 : Timer 4 count / capture trigger signal input Interrupt request pin 4 : Interrupt request pin with programmable rising / falling edge
PB1 TI5 INT5	1	I/O Input Input	Port 86 : I/O port (with pull-up resistor) Timer input 5 : Timer 4 count/ capture trigger signal input Interrupt request pin 5 : Interrupt request pin with rising edge
PB2 TO4	1	I/O Output	Port B2 : I/O port (with pull-up resistor) Timer output4 : Timer 4 output
PB3 TO5	1	I/O Output	Port B3 : I/O port (with pull-up resistor) Timer output5 : Timer 4 output
PB4 TI6 INT6	1	I/O Input	Port B4 (/O port (with pull-up resistor) Timer input 6 Timer 5 count / capture trigger signal input Interrupt request pin 6 : Interrupt request pin with progmnable rising / fulling edge
PB5 TI7 INT7	1	I/O Input Input	Port B5 : I/O port (with pull-up resistor) Timer input 7 : Timer 5-count / capture trigger signal input Interrupt request pin 7 : Interrupt request pin with rising edge
PB6 TO6	1	I/O Output	Port B6 : I/O port (with pull-up resistor) Timer output6 : Timer5 output pin
PB7 INT0	1	I/O Input	Port B7 : I/O port (with pull-up resistor) Interrupt request pin 0 : Interrupt request pin with progmmable level / rising edge
V _{REF} (V _{REFH})	1	Input	Pin for refereme voltage input to A/D connecter
AGND (V _{REFL})	7	(nput)	Ground pin for A/D converter
WDTOUT	/1/	Output	Watchdog timer output pin
NMI	1	Input	Non-maskable interrupt request pin : Interrupt request pin with falling edge. Can also be operated at rising edge by program.
CLK	1	Output	Clock output: Outputs fexternal input clock X1 ÷ 4 dclock. Pulled-up during reset.
EA	$\backslash $	Input 🗸	fixed GND
AM8/16))1	Input	Address mode : Selects external Data Bus width "0" should be inputted with fixed 16 bit Bus width or 16 bit Bus interlorded with 8 bit Bus. "1" should be inputted with fixed 8 bit Bus width
RESET	1	Input	Reset: Initializes LSI (with pull-up resister)
X1/X2	2	1/0	Oscillator connecting pin
VCC	4		Power supply pin (+ 5 V) (All Vcc pins should be connected with the power supply pin.)
VSS	4		GND pin (0 V) (All Vss pins should be connected with GND (0 V).)

Note 1: Pull-up resistor can be released from the pin by software.

Note 2: Connect all VCC pins to power supply and all VSS pins to GND.

3. Operation

This section describes in blocks the functions and basic operations of TMP95C061B devices.

Check the \[\frac{7}{.} \] Care Points and Restriction \] because of the Care Points etc are described.

3.1 CPU

TMP95C061B devices has a built-in high-performance 16-bit CPU (900/H CPU). (For CPU operation, see TLCS-900 CPU in the previous section).

This section describes CPU functions unique to TMP95C061B that are not described in the previous section.

3.1.1 Reset

To reset the TMP95C061B, the RESET input must be kept at 0 for at least 10 system clocks (10 states: $0.8~\mu s$ at 25 MHz) within an operating voltage range and with a stable oscillation.

When reset is accepted, the CPU sets as follows:

• Program Counter (PC) according to Reset Vector that is stored 0FFFF00H to 0FFFF02H.

 $PC(7:0) \leftarrow stored data to 0FFFF00H$

PC (15:8) ← stored data to 0FFFF01H

PC (23:16) ← stored data to 0FFFF02H

- Stack pointer (XSP) for system mode to 100H.
- IFF2 to 0 bits of status register to 111. (Sets mask register to interrupt level 7.)
- Sets the MAX bit of the status register (SR) to 1 (this sets maximum mode).

(Note: This product does not support minimum mode. Do not use the MIN instruction.)

• Bits RFP2 to 0 of status register to 000. (Sets register banks to 0.)

When reset is released, instruction execution starts from PC (reset vector). CPU internal registers other than the above are not changed.

When reset is accepted, processing for built-in I/Os, ports, and other pins is as follows

- Initializes built-in I/O registers as per specifications.
- Sets port pins (including pins also used as built-in I/Os) to general-purpose input / output port mode.
- Sets the WDTOUT pin to 0. (Watchdog timer is set to enable after reset.)
- Pulls up the CLK pin to 1.

3.1.2 External data width selection pin (AM8 / $\overline{16}$)

After Reset operation, TMP95C061B operates 8 bits or 16 bits external data width according to input to AM8 / $\overline{16}$ pin.

- In case with fixed 16 bit bus or 16 bit bus interlarded with 8 bit bus


 "0" should be inputted. In this case, Port 1 (P10 to P17) operate as data bus D8 to

 15. The data bus width for external access is set by Chip-Select / Wait Control resister.
- In case with fixed 8 bit bus

 "1" should be inputted. In this case, Port 1 (P10 to P17) operate as 8 bit I/O ports.

 And the value set in Chip Select / Wait Control resister < B0BUS>, < B1BUS>, < B2BUS>, < B3BUS> and < BEXBUS> are neglected.

3.2 Memory Map



Note: After reset operation, Stack point (XSP) is set to 100H.

Figure 3.2 Memory Map

3.2.1 Operation at internal I/O area access

TMP95C061B uses 128 bytes of address space (0H to 7FH) as an internal I/O area. Internal I/O registers are mapped on this area.

Operation of the internal I/O area access is different from that of the other address area access about following two points.

(1) In the internal I/O area access, \overline{RD} , and \overline{WR} (\overline{HWR}) strobe signals are nonactive and fixed to high level.

However, in PSRAM mode set by P5 < RDE > register, RD strobe signal becomes active also in the internal I/O area access. (See 3.5.3 Port5 (P52 to P55).)

(2) In the internal I/O area access, the number of waits becomes zero or one depending on the internal state of the CPU. This wait can't be controlled by chip select / wait controller (see 3.6 Chip Select / Wait Controller, AM8/16 pin). When the specified address area overlaps with the internal I/O area, the operation as the internal I/O area takes priority of the specified address area.



3.3 Interrupts

TLCS-900 interrupts are controlled by the CPU interrupt mask flip-flop (IFF2 to 0) and the built-in interrupt controller.

TMP95C061B has the following 26 interrupt sources:

- Interrupts from the CPU…2
 (Software interrupts, and Illegal (undefined) instruction execution)
- Interrupts from external pins (NMI, INTO, and INT4 to 7)...6
- Interrupts from built-in I/Os…14
- Interrupts from micro DMA···4

A fixed individual interrupt vector number is assigned to each interrupt source; six levels of priority (variable) can also be assigned to each maskable interrupt. Non-maskable interrupts have a fixed priority of 7.


When an interrupt is generated, the interrupt controller sends the value of the priority of the interrupt source to the CPU. When more than one interrupt is generated simultaneously, the interrupt controller sends the value of the highest priority (7 for non-maskable interrupts is the highest) to the CPU.

The CPU compares the value of the priority sent with the value in the CPU interrupt mask register (IFF2 to 0). If the value is higher or equal to that of the CPU interrupt mask register, the interrupt is accepted. However, software interrupts and illegal instruction interrupts generated by the CPU are processed without comparison with the IFF<2:0>value.

The value in the CPU interrupt mask register (IFF2 to 0) can be changed using the EI instruction (contents of the EI num/IFF<2:0> = num). For example, programming EI 3 enables acceptance of maskable interrupts with a priority of 3 or greater, and non-maskable interrupts which are set in the interrupt controller. The DI instruction (IFF<2:0> = 7) operates in the same way as the EI 7 instruction. Since the priority values for maskable interrupts are 0 to 6, the DI instruction is used to disable maskable interrupts to be accepted. The EI instruction becomes effective immediately after execution. (With the TLCS-90, the EI instruction becomes effective after execution of the subsequent instruction.)

In addition to the general-purpose interrupt processing mode described above, there is also micro DMA processing mode. Micro DMA is a mode used by the CPU to automatically transfer byte, word and 4-byte data. It enables the CPU to process interrupts such as data saves to built-in I/Os at high speed.

Figure 3.3 (1) is a flowchart showing overall interrupt processing.



3.3.1 General-Purpose Interrupt Processing

When accepting an interrupt, the CPU operates as follows:

However, in the case of software interrupts and illegal instruction interrupts generated by the CPU, the CPU skips (1) and (3) and executes steps (2), (4), and (5).

- (1) The CPU reads the interrupt vector from the interrupt controller. When more than one interrupt with the same level is generated simultaneously, the interrupt controller generates interrupt vectors in accordance with the default priority (which is fixed as follows: the smaller the vector value, the higher the priority), then clears the interrupt request.
- The CPU pushes the program counter and the status register to the system stack area (area indicated by the system mode stack pointer (X\$P)).
- (3) The CPU sets a value in the CPU interrupt mask register <IFF2 to 0> that is higher by 1 than the value of the accepted interrupt level. However, if the value is 7, 7 is set without an increment.
- (4) The CPU increments the INTNEST (Interrupt Nesting Counter).
- (5) The CPU jumps to address stored at FFFF00H + interrupt vector, then starts the interrupt processing routine.

The following diagram shows all the above processing state number.

Bus Width of Stack Area	Bus Width of Interrupt Vector Area	Interrupt processing state number
8 bit (7/4)	8 bit	28
8 bit (//))	16 bit	24
16 bit	8 bit/ <	22
10 bit	16 bit //	18

To return to the main routine after completion of the interrupt processing, the RETI instruction is usually used. Executing this instruction restores the contents of the program counter and the status registers and decrements INTNEST (Interrupt Nesting Counter).

Though acceptance of non-maskable interrupts cannot be disabled by program, acceptance of maskable interrupts can. A priority can be set for each source of maskable interrupts. The CPU accepts an interrupt request with a priority higher or equal to the value in the CPU mask register <IFF2 to 0>. The CPU mask register <IFF2 to 0> is set to a value higher by 1 than the priority of the accepted interrupt. Thus, if an interrupt with a level higher than the interrupt being processed is generated, the CPU accepts the interrupt with the higher level, causing interrupt processing to nest.

If an interrupt generated while the CPU is performing processes (1) to (5) for an earlier interrupt, the new interrupt is sampled immediately after the start instruction of the interrupt processing routine is executed. Setting DI as the start instruction disables maskable interrupt nesting. (Note: With the 900 and 900/L, an interrupt is sampled before the start instruction is executed.)


Resetting initializes the CPU mask registers < IFF2 to 0 > to 7; therefore, maskable interrupts are disabled.

The addresses 0FFFF00H to 0FFFFFFH (256 bytes) of the TMP95C061B are assigned for interrupt vector area.

Table3.3 (1) TMP95C061B Interrupt Table


		Tables.3 (1) TIMP95CU61B Interrupt	Table	~<'\	<u> </u>
Default priority	Туре	Interrupt source	Vector value "V"	Addréss refer to vector	Micro DMA start vector
1		Reset, or SWI0 instruction	0 0 0 Ø ₂ H	FFEFOOH	_
2		SWI 1 instruction		FFF04H	_
3		INTUNDEF: Illegal instruction, or SWI2	0008H	FFFF08H	_
4	Non-	SWI 3 instruction		FFFF0CH	_
5	maskable	SWI 4 instruction	0 0 1 0 H	FFF10H	_
6		SWI 5 instruction		FFFF14H	_
7		SWI 6 instruction	0 0 1/8 H	FFFF18H	_
8		SWI 7 instruction	0 0 1 C H	FFFF1CH	_
9		NMI Pin	0 0 2 0 H	FFFF20H	_
10		INTWD : Watchdog timer	0 0 2 4 H	FFFF24H	_
_		(Micro DMA)))_	_	_
11		INTO pin	0/028H	FFFF28H	0AH
12		INT4 pin	002CH	FFFF2CH	овн
13		INT5 pin	0030Н	FFFF30H	осн
14		INT6 pin	0034H	FFFF34H	0DH
15		INT7 pin	0038H	FFFF38H	0EH
_		(Reserved)	003СН	FFFF3CH	_
16		INTTO : 8-bit timer0	0040H	FFFF40H	10H
17		JNTT1 8-bit timer1	0044H	FFFF44H	11H
18		INTT2 : 8-bit timer2	0048H	FFFF48H	12H
19		INTT3 : 8-bit timer3	0 0 4 C H	FFFF4CH	13H
20	Maskable	INTTR4 : 16-bit timer4 (TREG4)	0 0 5 0 H	FFFF50H	14H
21	^ /	JNTTR5 : 16-bit timer4 (TREG5)	0054H	FFFF54H	15H
22	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	INTTR6 : 16-bit timer5 (TREG6)	0058H	FFFF58H	16H
23	✓	NTTR7 : 16-bit timer5 (TREG7)	0 0 5 C H	FFFF5CH	17H
24		INTRX0 : Serial receive (Channel.0)	0060H	FFFF60H	18H
25⁄		INTTX0 : Serial send (Channel.0)	0064H	FFFF64H	19H
26		INTRX1 : Serial receive (Channel.1)	0068H	FFFF68H	1AH
27		INTTX1 : Serial send (Channel.1)	006CH	FFFF6CH	1BH
28		INTAD : A/D conversion completion	0070H	FFFF70H	1CH
29		INTTCO Micro DMA completion (channel.0)	0074H	FFFF74H	-
30		INTTC1 Micro DMA completion (channel.1)	0078H	FFFF78H	-
31	•	INTTC2 Micro DMA completion (channel.2)	0 0 7 C H	FFFF7CH	-
32		INTTC3 Micro DMA completion (channel.3)	0 0 8 0 H	FFFF80H	_
_		(Reserved)	0084H	FFFF84H	_
to		to	to	to	to
_		(Reserved)	0 0 F C H	FFFFFCH	_

Setting to Reset / Interrupt Vector



FFFF00H	PC (7:0)
FFFF01H	PC (15:8)
FFFF02H	PC (23:16)
FFFF03H	XX


② Interrupt Vector (except Reset Vector)



(Setting Example)

Reset Vectir: 8100H, NMI Vector: 9ABCH, INTAD Vector: 123456h.

XX : Don't care



OFFFF20H

009ABCH

OFFFF70H

<u>123456</u>H

ORG

ORG DL

 DL

; INTAD = 123456H

; NMI = 9ABCH

3.3.2 Micro DMA

In addition to conventional interrupt processing, TMP95C061B supports the micro DMA function. For interrupt requests set for micro DMA, micro DMA processing is performed at the highest priority for maskable interrupts (level 6), regardless of the actual interrupt level set for the interrupt.

Because the function of micro DMA has been implemented with the cooperative operation of CPU, when CPU is a state of stand-by by HALT instruction, the requirement of micro DMA will be ignored (pending).

(1) Micro DMA Operation

When an interrupt request occurs for an interrupt specified by the micro DMA start vector register, micro DMA sends the micro DMA request to the CPU with the highest priority for maskable interrupts (level 6), regardless of the actual interrupt level set for the interrupt, and starts micro DMA. The micro DMA function has four channels. This allows micro DMA to be set for up to four interrupts at the same time.

When micro DMA is accepted, the interrupt request F-F for the micro DMA channel is cleared, data are automatically transferred from the transfer source address to the transfer destination address (the addresses are set—in the control register), and the transfer count is decremented. If the decremented result is other than zero, micro DMA processing terminates. If the decremented result is zero, the CPU sends a micro DMA transfer end interrupt (INTTCn) to the interrupt controller, clears the micro DMA start vector register to 0, disables the next micro DMA startup, and terminates micro DMA processing.

If an interrupt request for the interrupt source used is received between the time that the micro DMA start vector is cleared and the time that it is reset, the CPU performs general-purpose processing at the specified interrupt level. Therefore, if the interrupt source is only being used for starting micro DMA (not used as an interrupt), set the interrupt level to zero.

When simultaneously using the same interrupt resource for both the micro DMA and general-purpose interrupts as described above, set the level of the interrupt source used to start micro DMA lower than the levels of all other interrupt sources. In this case, the cause of general interrupt is limited to the edge interrupt.

Example: When using timers 0 to 3 for running micro DMA 0 to 3

Set the interrupt level of timers 0 to 3 to 1

Set other interrupt levels to 2 to 6

Like other maskable interrupts, the priority of the micro DMA transfer end interrupt is determined by the interrupt level and default priority.

If multiple-channel micro DMA requests occur at the same time, the priority is determined by the channel numbers, not the interrupt levels. The lower the channel number, the higher the priority. (CH0 (high) \rightarrow CH3 (low))


The transfer source and transfer destination addresses are set in 32-bit control registers. However, as only 24-bit addresses are output, the address space available to micro DMA is 16M bytes.

Three transfer modes are supported: 1-byte transfer, 1-word transfer (= two bytes), and 4-byte transfer. For each transfer mode, it is possible to specify whether to increment, decrement, or fix source and destination addresses after transfer. These modes facilitate data transfer from I/O to memory, from memory to I/O, and from I/O to I/O. For transfer mode details, see "Transfer Mode Register Details" later in this manual.

As a 16-bit transfer counter is used, micro DMA can perform a maximum of 65536 transfers (initializing the counter to 0000H specifies the maximum number of transfers).

The 18 interrupt sources with micro DMA start vectors (as listed in Table 3.3 (1)) can be used to start micro DMA processing.

Figure 3.3.2 (1) shows the micro DMA cycle for 1-word transfer in transfer destination address INC mode (the same apart from counter mode). (The conditions for this cycle are based on a 16-bit bus, 0 waits, and transfer source/transfer destination addresses both even-numbered values.).



States 1 to 3: Instruction fetch cycle (prefetches the next instruction code)

If the instruction cue buffer has three or more bytes of instruction code, the cycles are dummy cycles.

States 4 to 5 : Micro DMA read cycles

 $State \ 6 \hspace{1cm} : \hspace{1cm} Dummy \hspace{1cm} cycle \hspace{1cm} (address \hspace{1cm} bus \hspace{1cm} remains \hspace{1cm} the \hspace{1cm} same \hspace{1cm} as \hspace{1cm} in \hspace{1cm} state \hspace{1cm} 5)$


States 6 to 8 : Micro DMA write cycle

Note 1: If the source address area uses an 8-bit bus, two states are added.

If also the source address area uses a 16-bit bus and the source address is an odd-numbered address, two states are added.


Note 2: If the destination address area uses an 8-bit bus, two states are added.

If also the destination address area uses a 16-bit bus and the destination address is an odd-numbered address, two states are added.



These Control Register can not be set only "LDC cr, r" instruction.

(3) Transfer mode register details



(1 states = 80 ns at 25 MHz)

Note: n: corresponds to micro DMA channels 0 to 3.

DMADn + / DMASn + : Post-increment (Increments register value after transfer.)

(DMADn - / DMASn - : Post-decrement (Decrement register value after transfer.)

"I/O" means the fixed address, "memory" means the increased or decreased address in this table.

Do not use undefined codes for transfer mode control.

3.3.3 Interrupt Controller

Figure 3.3.3 (1) is a block diagram of the interrupt circuits. The left half of the diagram shows the interrupt controller; the right half includes the CPU interrupt request signal circuit and the HALT release signal circuit.

Each interrupt channel (total of 24 channels) in the interrupt controller has an interrupt request flip-flop, interrupt priority setting register, and a register for storing the micro DMA start vector. The interrupt request fip-flop is used to latch interrupt requests from peripheral devices. The flip-flop is cleared to 0 at reset, when the CPU reads the interrupt channel vector after the acceptance of interrupt, when the CPU accepts the micro DMA request or when the CPU executes an instruction that clears the interrupt of that channel (writes 0 in the clear bit of the interrupt priority setting register).

For example, to clear the INTO interrupt request, set the register after the DI instruction as follows.

INTEOAD ← ---- 0 --- Zero-clears the INTO Flip Flop.

The status of the interrupt request flip-flop is detected by reading the clear bit. Detects whether there is an interrupt request for an interrupt channel.

The interrupt priority can be set by writing the priority in the interrupt priority setting register (eg, INTE0AD, INTE45, etc.) provided for each interrupt source. Interrupt levels to be set are from 1 to 6. Writing 0 or 7 as the interrupt priority disables the corresponding interrupt request. The priority of the non-maskable interrupt (NMI pin, watchdog timer, etc.) is fixed to 7. If interrupt requests with the same interrupt level are generated simultaneously, interrupts are accepted in accordance with the default priority (the smaller the vector value, the higher the priority).

The interrupt controller sends the interrupt request with the highest priority among the simultaneous interrupts and its vector address to the CPU. The CPU compares the interrupt mask register <IFF2 to 0> set in the Status Register by the interrupt request signal with the priority value sent; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 in the CPU SR<IFF2 to 0>. Interrupt requests where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine. When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the valve in the interrupt mask register saved in the stack before the interrupt was generated to the CPU SR<IFF2 to 0>.

The interrupt controller also has four registers used to store the micro DMA start vector. These are I/O registers; unlike other micro DMA registers (DMAS, DMAD, DMAM, and DMAC). Writing the start vector of the interrupt source for the micro DMA processing (see Table 3.3.(1)), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter registers (eg, DMAS and DMAD) prior to the micro DMA processing.




Figure 3.3.3 (1) Block Diagram of Interrupt Controller

(1) Interrupt priority setting register

(Read-modify-write is prohibited.)

Symbol	Address	7	6	5	4	3	2	1	. 0	
Syllibol	Address	,	. U INT				. Z			←Interrupt source
INITEGAR	007011	IADC		IADM1	IADM0	10C	10M2	10M1	-IOM0	←bit Symbol
INTE0AD	0070H	R/W	:	W		R/W	:	w((15	←Read / Write
		0	0	0	0	0	0	0		←After reset
				<u>T5</u>			IN'	1 / / /		
INTE45	0071H	I5C	: I5M2	: I5M1	: I5M0	I4C	: <14M2	(I4M1)	:) I4M0	
		R/W	0	W : 0	. 0	R/W	0	O W		
		0		: U T7	<u> </u>	0	: (UIN	1	0	
		I7C	17M2	17 : I7M1	: I7M0	16C		16M1	: I6M0	
INTE67	0072H	R/W	171012	: 171 0 11	: 171010	R/W	Olving	W	: 101010	
		0	0	0	. 0	-	(0	0	0 0	
			INTT1 (Timer 1)			T) OTTAIL	imer 0)		_ ~
INITETO1	0073H	IT1C	IT1M2	IT1M1	IT1M0	/rtgc/	IT0M2	IT0M1	ΙΤΟΙΜΟ	\rightarrow
INTET01	00/3H	R/W		W		\\\R/yV))	∠w/		
		0	0	0	. 0		<u>;/ 0</u>	<u> 0</u>		())
			INTT3 (INTT2 (1		1	
INTET23	0074H	IT3C	IT3M2		: IT3M0	IT2C	IT2M2	-	: IT2IV10	
		R/W	: 0	. W		R/W	: 0	W)	
-		0	<u>0</u>	(TDECE) =	: 0	0	<u>: 0</u>	~~~	// 0	
		IT5C	INTTR5	:	: IT5M0	IT4C	INTTR4		IT4M0	
INTET45	0075H	R/W	: 1131012	, W	. 113(0)0	R/W	11-112	\	: 11-1110	
		0	0	(Q	0	/0	0	0	0	
			INTTR7	(TREG7)	>		INTTR6	(TREG6)		
INTET67	0076H	IT7C	: IT7M2	17,7M1	IT7M0	IT6C	: IT6M2	IT6M1	: IT6M0	
INTERO7	0076H	R/W		\w		R/W		W		
		0			0	_ 0	0	0	0	1
			_	TX0	•	//	INT		·	
INTES0	0077H	ITX0C \	: MX0M/2	ITX0M1	: ITXOMO	IRX0C	: IRX0M2	IRX0M1	: IRXOM0	
		R/W	△ 0	W : 0	0	R/W	0	W	0	
		(0/)) INT	<u> </u>		\rightarrow	: U INTI		. 0	
		ITX16		ITX1M1	ITX1M0	IRX1C	IRX1M2		: IRX1M0	
INTES1 /	/ Ø078H/	R/W	(W	(())	R/W	:	W		
		0	0	0	0					1
				. •	. 0	0	0	0	0	Į.
	/)		(INI			0	0 INT		0	
INITETCO1	0079H	TC1C				0 ITC0C	INT			
INTETC01	0079Н	R/W	ITC1M2	TC1 HTC1M1	ITC1M0	ITC0C R/W	INT ITC0M2	TC0 ITC0M1 W	ITC0M0	
INTETC01	0079Н		ITC1M2 0	TC1 HTC1M1		ITC0C	INT ITC0M2	TC0 ITC0M1 W		
INTETC01	0079Н	R/W 0	0 INT	TC1 VIC1M1 0 TC3	ITC1M0	ITC0C R/W 0	INT ITCOM2 0 INT	TC0 ITC0M1 W 0	ITCOM0	
INTETC01	0079H 007AH	R/W 0 ITC3C	ITC1M2 0	TC1 HTC1M1 W 0 TC3 HTC3M1	ITC1M0	ITC0C R/W 0	INT ITC0M2	TC0 ITC0M1 W 0 TC2 ITC2M1	ITCOM0	
		R/W 0 ITC3C R/W	0 INT	TC1	ITC1M0	ITC0C R/W 0 ITC2C R/W	INT ITCOM2 0 INT ITC2M2	TC0 ITC0M1 W 0 TC2 ITC2M1 W	O ITC2M0	
		R/W 0 ITC3C	0 INT INT ITC3M2	TC1 HTC1M1 W 0 TC3 HTC3M1	ITC1M0	ITC0C R/W 0	INT ITCOM2 0 INT	TC0 ITC0M1 W 0 TC2 ITC2M1	ITCOM0	
INTETC23	007AH	R/W 0 ITC3C R/W	0 INT ITC3M2	TC1	0 ITC3M0	ITCOC R/W 0 ITC2C R/W 0	INT ITCOM2 0 INT ITC2M2	TC0 ITC0M1 W 0 TC2 ITC2M1 W	O ITC2M0	
		R/W 0 ITC3C R/W	0 INT ITC3M2	TC1 HTC1M1 W 0 TC3 HTC3M1 W 0	ITC1M0 O ITC3M0 Function errupt requ	ITCOC R/W 0 ITC2C R/W 0 (Write) test.	INT ITCOM2 0 INT ITC2M2	TC0 ITC0M1 W 0 TC2 ITC2M1 W	O ITC2M0	
JxxM2 0 0	007AH	R/W 0 ITC3C R/W 0 IxxM	0 INT ITC1M2 0 INT ITC3M2 0 Pro Set:	TC1 HTC1M1 W 0 TC3 HTC3M1 W 0	ITC1M0 0 ITC3M0 Function rrupt request let	ITCOC R/W 0 ITC2C R/W 0 (Write) Jest. Level to "1	INT ITCOM2 0 INT ITC2M2	TC0 ITC0M1 W 0 TC2 ITC2M1 W	O ITC2M0	
INTETC23 IxxM/2 0 0 0	007AH ixxM1 0 0 1	R/W 0 ITC3C R/W 0 IxxM	0 INT ITC3M2 0 Pro Set: Set:	TC1 HTC1M1 W 0 TC3 HTC3M1 W 0 hibits interrupts interrupts	ITC1M0 O ITC3M0 Function rrupt request let request let request let	ITCOC R/W 0 ITC2C R/W 0 (Write) J J J J J J J J J J J J J J J J J J J	INT ITCOM2 0 INT ITC2M2	TC0 ITC0M1 W 0 TC2 ITC2M1 W	O ITC2M0	
JxxM2 0 0	007AH IxxM1	R/W 0 ITC3C R/W 0 IxxM	0 INT ITC3M2 0 Pro Set: Set: Set: Set:	TC1 HTC1M1 W 0 TC3 HTC3M1 W 0 hibits interrupts interrupts interrupts interrupts	ITC1M0 0 ITC3M0 Function rrupt request let request	ITCOC R/W 0 ITC2C R/W 0 (Write) Juest. Evel to "1 Evel to "3 Evel to "3 Evel to "4	INT ITCOM2 0 INT ITC2M2 0	TC0 ITC0M1 W 0 TC2 ITC2M1 W	O ITC2M0	
INTETC23 IxxM/2 0 0 0	007AH IxxM1	R/W 0	0 INT ITC3M2 0 Pro Set: Set: Set: Set: Set: Set:	TC1 HTC1M1 W 0 TC3 HTC3M1 W 0 hibits interrupts interru	ITC1M0 0 ITC3M0 Function errupt request let request let request let trequest let trequest let trequest let request let requ	ITCOC R/W 0 ITC2C R/W 0 (Write) Juest. Evel to "1 Evel to "3 Evel to "4 Evel to "5	INT ITCOM2 0 INT ITC2M2 0	TC0 ITC0M1 W 0 TC2 ITC2M1 W	O ITC2M0	
INTETC23 IxxM/2 0 0 0	007AH IxxM1	R/W 0 ITC3C R/W 0 IxxM 0 1 0	0 INT ITC3M2 O Pro Set: Set: Set: Set: Set: Set: Set:	TC1 W O TC3 ITC3M1 W O hibits interrupts interru	ITC1M0 0 ITC3M0 Function rrupt request let request	ITCOC R/W 0 ITC2C R/W 0 (Write) Iest. Evel to "1 Evel to "2 Evel to "3 Evel to "4 Evel to "5 Evel to "6	INT ITCOM2 0 INT ITC2M2 0	TC0 ITC0M1 W 0 TC2 ITC2M1 W	O ITC2M0	
INTETC23 IxxM/2 0 0 0	007AH IxxM1	R/W 0	0 INT ITC3M2 0 Pro Set: Set: Set: Set: Set: Set: Set:	TC1 W O TC3 ITC3M1 W O hibits interrupts interru	ITC1M0 O Function errupt request let req	ITCOC R/W 0 ITC2C R/W 0 (Write) Juest. Evel to "1 Evel to "2 Evel to "3 Evel to "4 Evel to "5 Evel to "6 Evel to "6 Evel to "6	INT ITCOM2 0 INT ITC2M2 0	TC0 ITC0M1 W 0 TC2 ITC2M1 W	O ITC2M0	
INTETC23 IxxIVI2 0 0 0 1 1 1 1 1	007AH IxxM1	R/W 0 ITC3C R/W 0 1 xxM 0 1 0 1 1 0 1 Function	0 INT ITC3M2 0 Pro Set: Set: Set: Set: Set: Set: Set:	TC1 W TC3 ITC3M1 W O hibits interupts interrupts int	Function request let request l	ITCOC R/W 0 ITC2C R/W 0 (Write) Lest. Evel to "1 Evel to "2 Evel to "3 Evel to "5 Evel to "6 Lest. Functiors interru	INT ITCOM2 O INT ITCZM2 O "" " " " "	TCO ITCOM1 W 0 TC2 ITC2M1 W 0	O ITC2M0	

(2) External interrupt control

Interrupt Input Mode Control Register 7 6 5 4 3 1 0 IOIE lÓľ€ MMIREE IIMC bit Symbol (007BH) Read/Write w W W After reset 0 0) 1: INTO 0: INTO 1: Can be input accepted edge in $\overline{\text{NMI}}$ enable mode Function 1: INT0 rising level edge. mode Read-modify-write is prohibited. INTO input enable (Note) NMI rising edge enable INTO disable (PB7 function only) Interrupt request generation at falling edge 1 Input enable Interrupt request generation at rising Note: The INTO pin can also be used for standby release as described later. /falling edge Even if the pin is not used for standby release, setting this register to "0" maintains the port function during standby mode. INTO level enable Rising edge detect interrupt High level interrupt

Setting of External Interrupt Pin Functions

Inte	rrupt	Pin name		Mode	Setting method
	MI		1	Falling edge	JIMC <nmiree> = 0</nmiree>
IN	IVII		$\overline{\mathbf{A}}$	- Falling and rising edges	HMC <nmiree> = 1</nmiree>
l in	ITO	DD.7) _	Rising edge	
	JT0 	PB7 `		Level	IIMC <i0le> = 1, <i0ie> = 1</i0ie></i0le>
	JT4	PB0		Rising edge	T4MOC <cap12m1,0> = 0,0 or 0,1 or 1,1</cap12m1,0>
^	114	P#0	<	Falling edge	T4MOD <cap12m1, 0=""> = 1, 0</cap12m1,>
IN	IT5	// PB1	4	Rising edge	
	IT6	PB4		Rising edge	T5MOC <cap34m1,0> = 0,0 or 0,1 or 1,1</cap34m1,0>
	110	PB4	1	Falling edge	T5MOD <cap34m1, 0=""> = 1, 0</cap34m1,>
IN	IT7	PB5	<u> </u>	Rising edge	

(3) Micro DMA start vector

Register used to assign micro DMA processing to an interrupt source. The interrupt source whose micro DMA start vector matches the vector value set in this register is assigned as the micro DMA start source.

When the micro DMA transfer counter value reaches 0, the interrupt controller is notified of the micro DMA transfer end interrupt corresponding to the channel, the micro DMA start vector register is cleared, and the micro DMA start source of the channel is also cleared. To continue the micro DMA processing, the micro DMA start vector register must be set again within the micro DMA transfer end interrupt processing.

If the same vector is set in the micro DMA start vector registers of the multiple channels, the interrupt generated in the channel with the smaller number has a higher priority.

Thus, if the same vector is set in the micro DMA start vector registers of two channels, the interrupt generated in the channel with the smaller number is processed until the micro DMA transfer end. If the micro DMA start vector of this channel is not set again, the next micro DMA is started for the channel with the higher number. (micro DMA chaining)

	ľ	Micro DI	MAØ Star	t Vector		(re	ad-modify-v	write is not p	ossible.)
		7	6	/ 5	4	3	2	1	0
DMA0V	bit Symbol	\mathcal{A}	$\nearrow A$		DMA0V8	DMA0V7	DMA0V6	DMA0V5	DMA0V4
(007CH) R	Read/Write						W		
	After reset	(0)	\wedge	4	8	0	0	0	0
		Micro DN	/A1 Start	Vector	\rightarrow	(re	ad-modify-	write is not p	oossible.)
	$\frac{1}{\sqrt{2}}$	7	6 <	5 🗸))4	3	2	1	0
DMA1V	bit Symbol				DMA1V8	DMA1V7	DMA1V6	DMA1V5	DMA1V4
(007DH) R	Read/Write		\ <u></u>				W		
$\langle \cdot \rangle$	After reset	<u> </u>			0	0	0	0	0
2	<u> </u>	licro DN	/IA2 Start	Vector		(re	ad-modify-	write is not p	oossible.)
		7	6	5	4	3		:	
DMA2V			7 ' 1		-	: 3	2	1	0
, , , , ,	bit Symbol				DMA2V8	DMA2V7	DMA2V6	1 DMA2V5	
DMA2V (007EH)	bit Symbol Read/Write	> (-			 	-
, , , , ,	//	> (-		DMA2V6	 	-
<i>' ' ' '</i>	Read/Write After reset		//A3 Start	Vector	DMA2V8	DMA2V7	DMA2V6 W	DMA2V5	DMA2V4
<i>' ' ' '</i>	Read/Write After reset		AA3 Start	Vector 5	DMA2V8	DMA2V7	DMA2V6 W	DMA2V5	DMA2V4
(007EH) DMA3V	Read/Write After reset	ficro DN			DMA2V8	0 (re	DMA2V6 W 0 ead-modify-	DMA2V5 0 write is not p	DMA2V4 0 cossible.)
(007EH)	Read/Write After reset	ficro DN			0 0	0 (re	DMA2V6 W 0 ead-modify-	DMA2V5 0 write is not p	DMA2V4 0 cossible.)

(4) Notes

The instruction execution unit and the bus interface unit of this CPU operate independently. Therefore, immediately before an interrupt is generated, if the CPU fetches an instruction that clears the corresponding interrupt request flag, the CPU may execute the instruction that clears the interrupt request flag between accepting and reading the interrupt vector. In this case, the CPU reads the default vector 0028H and reads the interrupt vector at address FFFF28H.

To avoid the above problem, place instructions that clear interrupt request flags after a DI instruction. In the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing instruction and following more than one instruction are executed. When EI instruction is placed immediately after clearing instruction, an interrupt becomes enable before interrupt request flags are cleared.

In the case of changing the value of the interrupt mask register < IFF2 to 0> by execution of POP SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

In addition, take care as the following three circuits are exceptional and demand special attention.

INTO level mode	INTO in level mode is not an edge detect interrupt, so the interrupt request flip-flop function is canceled. The peripheral interrupt request bypasses the S input of the flip-flop, and acts as the Q output. Changing modes from edge to level automatically dears the interrupt request flag. If the CPU enters the interrupt response sequence as a result
	of setting INTO from 0 to 1, INTO must be held at 1 until the interrupt response sequence is completed. If the INTO level mode is used to release a halt, INTO must be held at 1 from the time INTO changes from 0 to 1, to the time when the halt is released. (Ensure that INTO does not go back 0 due to noise before the halt is released.) When switching modes from level to edge, any interrupt request flag set in level mode is not cleared. Accordingly, clear
	the interrupt request flag using the following sequence. DI LD (IIMC), 00H; Switches from level to edge. LD (INTEOAD), 00H; Clears interrupt request flag.
INTAD	The interrupt request flip-flop can only be cleared by reset or by reading the A/D conversion result register, not by an instruction.
INTRX	The interrupt request flip-flop can only be cleared by reset or by reading the serial channel receive buffer, not by an instruction.
Note: The following	instructions or pin changes are equivalent to instructions that

The following instructions or pin changes are equivalent to instructions that clear the interrupt request flag.

Instructions that switch to level mode after an interrupt request is INT₀ generated in edge mode.

The pin input changes from high to low after an interrupt request is generated in level mode. ("H" \rightarrow "L")

Instructions that read the A/D conversion result register. **INTAD**

INTRX Instructions that read the receive buffer.

3.4 Standby Controller

When the 'HALT' instruction is executed, the operating mode changes RUN, IDLE, or STOP mode depending on the contents of the HALT mode setting register WDMOD <HALTM 1:0>.

(1) RUN: Only the CPU halts; power consumption remains unchanged.

(2) IDLE: Only the built-in oscillator operates, while all other built-in circuits stop. The Power Consumption is reduced to 1/10 or less than that during NORMAL operation.

(3) STOP: All internal circuits including the built-in oscillator stop. This greatly reduces power consumption.

The HALT release depends on these three modes. For details, see "table 3.4 (2)". (Note: The HALT state cannot be released by micro DMA start except for INTO.)

(Example releasing "RUN" mode)

INTO interrupt releases HALT state when the RUN mode is on.

Address	:			
		~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~		
8203H	LD	(IIMC), 04H	; sets input to enable for INTO	
8206H	LD	(INTEOAD), 06H	; sets interrupt level to '6' for IN	TO
8209H	El	5	; sets interrupt level to '5' for CF	·U
820BH	LD	(WDMØD), 00H	; sets HALT mode to 'RUN'	
820EH	HALT		; halts CPU	
INTO _			INTO Interrup	ot routine
820FH	LD /	XX,XX	RETI	

(1) RUN mode

Figure 3.4.1 shows the timing for releasing the HALT state by interrupts in the RUN mode.

In the RUN mode, the system clock in the MCU continues to operate even after a HALT instruction is executed. Only the CPU stops executing the instruction. Until the HALT state is released, the CPU repeats dummy cycles. In the HALT state, an interrupt request is sampled with the falling edge of the "CLK" signal.

The external interrupts (INT4, 5, 6, 7) releases only RUN mode.




Figure 3.4.1 Timing Chart for Releasing the HALT State by Interrupt in RUN Modes

(2) IDLE mode

Figure 3.4.2 illustrates the timing for releasing the HALT state by interrupts in the IDLE mode.

In the IDLE mode, only the internal oscillator operates. The system clock in the MCU stops, and the CLK pin is fixed at the "1" level.

In the HALT state, an interrupt request is sampled asynchronously with the system clock, however the HALT release (restart of operation) is performed synchronously with it.

The interrupts except $\overline{\text{NMI}}$ and INT0 is disabled during this mode.





Figure 3.4.2 Timing Chart of HALT Released by Interrupts in IDLE Mode



(3) STOP mode

Figure 3.4.3 is a timing chart for releasing the HALT state by interrupts in the STOP mode.

The STOP mode is selected to stop all internal circuits including the internal oscillator. In this mode, all pins except special ones are put in the high-impedance state, independent of the internal operation of the MCU. Note, however, that the pre-halt state (The status prior to execution of HALT instruction) of all output pins can be retained by setting the internal I/O register WDMOD < DRVE > to "1". The content of this register is initialized to "0" by resetting.

When the CPU accepts an interrupt request, the internal oscillator is restarted immediately. However, to get the stabilized oscillation, the system clock starts its output after the time set by the warming up counter WDMOD WARM. A warming up time of either the clock oscillation time $\times 2^{14}$ or 2^{16} can be set by setting this bit to either "0" or "1". This bit is initialized to "0" by resetting.




Figure 3.4.3 Timing Chart of HALT Released by Interrupt in STOP Mode

Only the either \overline{NMI} , INTO, or \overline{RESET} can release the STOP mode.

When the STOP mode is released by the except RESET, the system clock is started outputting after warming up time to get the stabilized oscillation.

When the STOP mode is released by RESET, it is necessary to keep the RESET signal at '0' long enough to release to get the stabilized oscillation because of the warming up counter is ignored.

The warming up counter operates when the STOP mode is released even the system which is used an external oscillator. As a result, it takes warming up time from inputting the releasing request to outputting the system clock.

Note: Usually, interrupts can release all halts status. However, the interrupts = (NMI, INTO), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE or STOP mode. (In this case, an interrupt request is kept on hold internally.) If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.



Table 3.4 (1) Pin states in STOP mode

Pin name	I/O	DRVE = 0	DRVE = 1
D0 to 7	I/O	HI-Z*	HI-Z*
P10 to P17 (D8 to D15)	Input mode (P10 to P17) Output mode (P10 to P17) I/O (D8 to D15)	HI-Z* HI-Z*	HI-Z* Output HI-Z*
P20 to P27 (A16 to A23)	Output	HI-Z	Output
A0 to A15	Output	HI-Z	Output
RD, WR	Output	H)-z	"1"
P52 to P55 (HWR, BUSRQ, BUSAK, R/W)	Input mode Output mode	PU*	PU Output
P60 to P65 (CS, RAS, CAS, REFOUT)	Output	HI-Z	Output
P70 to P77 (PG00 to PG13)	Input mode Output mode	PU*	PU△ Øutput
P80 to P85 (TXD, RXD, SCLK, CTS)	Input mode Output mode	PU*	PU△ Output
P90 to P93 (AN0 to AN3)	Input (PORT) Input (ANO to AN3)	invalid	invalid ⊚
PA0 (WAIT)	Input mode Output mode	PU* PU*	PU△ Output
PA1 to PA3 (TI0, TO1, TO3)	Input mode Output mode	PU* PU*	PU△ Output
PB0 to PB6 (TI4 to 7, TO4 to 6, INT4 to 7)	Input mode Output mode	PU* PU*	PU△ Output
PB7 (INTO)	Input mode Output mode	PU△ PU△	PU△ Output
NMI (V)	Input	valid	valid
WDTOUT //)	Qutput//	Output	Output
CLK	Output	HI-Z	"1"
RESET	Input	valid	valid
AM (8/16)	Input	0	0
EA	Input	0	0
X1	Input	invalid	invalid
X2	Output	"1"	"1"

Output: Output state before HALT state Programmable pull-up pin. PU

Input gate disable state. No through current even if the pin is set to high impedance.

An instruction to access the port register (Ex. P8) should not be placed before the HALT instruction. There is

possibility that the input gate is not disabled.

 \triangle Fix the pin to avoid through current since the input gate operates when the pin is at high impedance.

need to be driven externally.

valid Input is valid.

invalid : Input is invalid. No through current since input gate is disable.

					_
	Halt mode	RUN	IDLE	STOP	
WDI	MOD 〈 HALTM1, 0 〉	00	10	01	
	CPU		Stopped		(()>
	I/O port			See Table 3.4 (1)	
	8 bit Timer				
	8 bit PWM Timer				
Operation	16 bit Timer				
block	Pattern Generator	Operating	Stop	ped	
	Serial Interface			$\langle \langle \langle \rangle \rangle$	
	A/D Converter				2
	Watch Dog Timer			(\bigcirc / \land)	
	DRAM Controller				
	Interrupt Controller				

Table 3.4 (2) I/O operation and cancel during halt mode

							_ ~	/ /		
Interrupt mask,			Inter	rupt request	level	Interrupt request level*2				
	request level			rupt mask (IFF2 to 0 >	<intern< td=""><td colspan="4"><interrupt 0="" iff2="" mask="" td="" to="" 〈="" 〉<=""></interrupt></td></intern<>	<interrupt 0="" iff2="" mask="" td="" to="" 〈="" 〉<=""></interrupt>			
	Halt mode		RUN	IDLE	STOP /	RUN	IDLE	STOP		
		NMI	0 (⊚*1	\bigcirc) ⊚	⊚*1		
		INTWD		(x)	×	Q /	×	×		
		INTO		6	⊚*1∕	0	0	○*1		
Halt release	Inter-	INT4 to 7	(@)) ×	×	×	×	×		
sources	rupt	INTT0 to 3		×	×	×	×	×		
		INTTR4 to 7	/)	×	×	×	×	×		
		INTRXDO, 1	6	× ((7/ 🛊	×	×	×		
	<	INTIXPO, 1	7 0	X		×	×	×		
		INTAD	0(×	×	×	×	×		
		RESET		0	0	0	0	0		

- ① : Interrupt processing is processed after releasing HALT state. (Reset initializes LSI.)
- Start-excuting an instruction that follows the HALT instruction after releasing HALT state.
- x: Cannot be used for halt release.
- *1: Release HALT state after the warming up time.
- *2: The DI instruction operates in the same way.

3.5 Functions of Ports

The TMP95C061B has a total of 56 bits when the AM8/16 pin is set to high level; a total of 48 bits when the AM8/16 pin is set to low level.

These ports are also used for internal CPU and I/O. Table 3.5 (1) lists port pin functions. Table 3.5 (2) lists I/O port setting.

Table 3.5 (1) Functions of Ports (R: 1 = With programmable pull-up resistor = With programmable pull-down)

		Table 3.5	(1) Fun	ctic	ons of Ports	= With programmable pull-down)
Port	Pin name	Number of pins	Direction	R	Direction setting unit	Pin name for built-in function
Port1	P10 to P17	8	I/O	-	Bitॄ√	D8 to D15
Port2	P20 to P27	8	Output	-	(Fixed)	A16 to A23
Port5	P52	1	I/O	\uparrow	/Bjt/	HWR
	P53	1	I/O	<u> </u>	(Bjt))	BUSRQ
	P54	1	I/O	1	Bit	BUSAK
	P55	1	I/O	\leftarrow	Bit	R/W
Port6	P60	1	Output	\mathcal{L}	(Fixed)	CSO C
	P61	1	Output	1	(Fixed)	CS1 ()
	P62	1	Output	/	(Fixed)	(CS2)
	P63	1 1	Output	/	(Fixed)	CS3/CAS
	P64	1 1	Output	1	(Fixed)	RAS
	P65	1	Output	7	(Fixed)	REFOUT
Port7	P70 to P77	8	(4Q)	1	Bit	PG00 to PG03,
		(/PG10 to PG13
Port8	P80	1 _ \	1/0	1	Bit	/TXD0
	P81	1	1/0	1	⟨Bit	RXD0
	P82	1)) I/O	1	Bit	CTS0 / SCLK0
	P83		// 1/0	1	Bit	TXD1
	P84 /		I/O	\wedge	Bit	RXD1
	P85 \	∨(1))	I/O	\leftarrow	Bit	SCLK1
Port9	P90 to P93	4	Input ($\langle f \rangle$	(Fixed)	AN0 to AN3
PortA	PAQ /		NO /	Ĭ,	ノ/ Bit	WAIT
	PA1\	1 ,	1/0	\leftarrow	Bit	TI0
	PA2	1 <	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$\widehat{\ }$	Bit	TO1
	PA3	1	MQ	1	Bit	TO3
PortB	PB0	1 1	1/0	1	Bit	TI4 / INT4
< <u>\</u>	PB1	1 />	I/O	1	Bit	TI5 / INT5
	PB2	1 (I/O	1	Bit	TO4
	PB3	1	1/0	1	Bit	TO5
	PB4	(1)	√ I/O	1	Bit	TI6 / INT6
	PB5	((1))	I/O	1	Bit	TI7 / INT7
	PB6		I/O	1	Bit	TO6

INT0

Table 3.5 (2) I/O Port Setting


Port	Pin Name	Port (I/O) or Function	\wedge	I/O Regis	ter
FOIL	riii Naine	Fort (1/O) or Function	Pr	PnCR	PnFC
Port1	P1 (0 : 7)	Input Port	X	0	
	(Note 1)	Output Port	X)1)~	-
		D (8 : 15)	×	×	
Port2	P2 (0 : 2)	Output Port (// x 〈	-	0
		A (16:23)	(x /		1
Port5	RD	RD Output only for External Access)¬	_	-
		Always RD Output	∂ 0		
	P5 (2 : 5)	Input Port (no pull-up)	0	0	0
		Input Port (with pull-up)	1	0(Q
		Output Port	Х	~ (T)	0>
	P52	HER Output	Х	74	<u></u>
	P53	BUSRQ Input (no pull-up)	0 ((0)	1
		BUSRQ Input (with pull-up)	1	0/)) 1
	P54	BUSAK Output	X	T	/ 1
	P55	R/W Output	~X_	, V	1
Port6	P6 (0 : 5)	Output Port	X)	0
	P60	CSO Output	X		1
	P61	CS1 Output	X		1
	P62	CS2 Output	X	_	1
	P63	CS3 / CAS Output (Note 2)	Х		1
	P64	RAS Output	Х		1
	P65	REFOUT Output	Х		1
Port7	P7 (0 : 7)	Input Port (no pull-up)	0	0	0
		Input/Port (with pull-up)	1	0	0
		Output Port)	Х	1	0
		PGn Output	Х	1	1
Port8	P8 (0 : 5)	Imput Port (no pull-up)	0	0	0
		Input Port (with pull-up)	1	0	0
	//))	Output Port	Х	1	0
	P80	TXD0 Output	Х	1	1
	P83	TXD1 Output	Х	1	1
	P81	RXD0 Input (no pull-up)	0	0	
^	\wedge	RXD0 Input (with pull-up)	1	0	_
	P84	RXD1 Input (no pull-up)	0	0	
\ \(\times \)	()	RXD1 Input (with pull-up)	1	0	
	P82	SCLK0 Output	Х	1	1
))	CTS0/SCLKO Input (no pull-up)	0	0	0
		CTSO / SCLKO Input (with pull-up)	1	0	0
/	P85	SCLK1 Output	Х	1	1
		CTSO/SCLK1 Input (no pull-up)	0	0	0
		CTSO / SCLK1 Input (with pull-up)	1	0	0

Note 1: Function is fixed according to input to AM8 $\sqrt{16}$ pin.

Note 2: The function of P63 (CS3 / CAS) is selected using CS / WAIT control register B3CS <B3CAS>.

Port	Pin Name	Port (I/O) or Function	I/O Register		
Port	Pin Name	Port (I/O) or Function	Pn	PnCR	PnFC
Port9	P9 (0 : 3)	Input Port	X	-	-
		AN (0 : 3) Input (Note 3)	X		
PortA	PA (0 : 3)	Input Port (no pull-up)	0	\ Q	0
		Input Port (with pull-up)	7	0	0
		Output Port	? X \	1	0
	PA0	WAIT Input (no pull-up)	(0)	0	
		WAIT Input (with pull-up)) }	0	_
	PA1	TI0 Input (no pull-up)	0	0	
		TI0 Input (with pull-up)	1	0	
	PA2	TO1 Output	Χ	1	1
	PA3	TO3 Output	Χ	<u> </u>	ħ
PortB	PB (0:7)	Input Port (no pull-up)	0	$\bigcirc 0$	0
		Input Port (with pull-up)	1 (0	○
		Output Port	× X /	J //	0
	PB0	TI4 / INT4 Input (no pull-up)	0	Ğ	
		TI4 / INT4 Input (pull-up)	⊋1	\ 0	
	PB1	TI5 / INT5 Input (no pull-up)	<u> </u>	0	
		TI5 / INT5 Input (pull-up)	/1/	0	-
	PB4	TI6 / INT6 Input (no pull-up)	$\sqrt{0}$	0	
		TI6 / INT6 Input (pull-up)) 1	0	
	PB5	TI7 / INT7 Input (no pull-up)	0	0	
		TI7 / INT7 Input (pull-up)	1	0	
	PB2	TO4 Output	Х	1	1
	PB3	TO5 Output	Х	1	1
	PB6	TO6 Output	Х	1	1
	PB7	INTO Input (no pull-up)	0	0	
	(Note 4)	INTO Input (with pull-up)	1	0	-

Note 3: When P9 (0 : 3) are used as Input channels of the A/D converter, channels are selected using ADMQD < ADCHn > .






3.5.1 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis using control register P1CR. Resetting resets all bits of output latch P1 and control register P1CR to 0 and sets Port 1 to input mode.

In addition to functioning as a general-purpose I/O port, Port 1 also functions as a data bus (D8 to 15).

TMP95C061B determines the port function and the data bus function according to the input state of AM8/ $\overline{16}$ pin after reset. When AM8/ $\overline{16}$ is set to low level, the data bus functions. When AM8/ $\overline{16}$ is set to high level, the port functions. When using as the data bus (AM8/ $\overline{16}$ ="0"), the bit of P1CR register should not be set to 1.




				Port	t 1 Regist	er				
		7	6	5	4	3	2	ζ 1 ,	0	
P1	bit Symbol	P17	P16	P15	P14	P13	P12	P11	P10	
(0001H)	Read/Write				R/	w			72	
	After reset		lnį	put mode (O	utput latch r	egister is c	leared to "0	".)		
Port 1 Control Register										
		7	6	5	4	3	2	$\overline{}$	0	
P1CR	bit Symbol	P17C	P16C	P15C	P14C	P13C	P12C	P/1C	P10C	
(0004H)	Read/Write				W	/				
	After reset	0	0	0	0	0 <	0	0	0	
	Function				0 : IN	1 : OUT			\mathcal{L}	
	Read-modify	y-write is or registers	P1CR.			Port 1	function sett	ing	9//	
					P1CR < P1	AM8/16	0		1	
					PICKER		Data bus	T Ini	out port	
						\rightarrow	(D15 to 8	///\		
				.((r	Don't set	\sim	put port	
				<1	Note: -	<p1xc>is</p1xc>	bitX in regi	ster P1CR.		
			Fig	ure 3.5 (2	2) Regist	ers for	Port 1			
Figure 3.5 (2) Registers for Port 1										
	<									
			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \							

3.5.2 Port 2 (P20 to P27)

Port 2 is an 8-bit general-purpose output-only port. A reset sets all bits of the output latches in the port 2 register (P2) to "1" and all port pins output "1",

In addition to functioning as a general-purpose output port, port 2 can also function as address bus (A16 to 23). The port function is specified by function register P2FC. Port pins can be selected individually as either output ports or address bus pins.

In TMP95C061B with external ROM, a reset sets all bits of the function register to "1", and sets the pins as address bus pins (A16 to A23).




Read-modify-write is prohibited for registers and P2FC.


Figure 3.5 (4) Registers for Port 2

3.5.3 Port5 (P52 to P55)

Port 5 is a 4-bit general-purpose I/O port. I/O can be set on a bit basis using control register P5CR and function register P5FC. Resetting does the following:

Resets all bits of the Port 5 output latch, the control register P5CR and the function register P5FC to "0" and sets each port input mode with pull-up resisters.










Figure 3.5 (7) Registers for Port5

3.5.4 Port6 (P60 to P65)


Port 6 is a 6-bit general-purpose output port. Resetting sets each output latch P62="0", P60, P61, P63 to P65="1". Functions can be selected using P6FC and provided chip select and DRAM control functions ($\overline{CS0}$ to $\overline{3}$, \overline{CAS} , \overline{RAS} and \overline{REFOUT}).






3.5.5 Port7 (P70 to P77)

Port 7 is an 8-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets Port 7 as an input port and connects a pull-up resistor. It also sets all bits of the output latch to 1. In addition to functioning as a general-purpose I/O port, Port 7 also functions as a pattern generator PG0/PG1 output. PG0 is assigned to P70 to P73; PG1, to P74 to P77. Writing 1 in the corresponding bit of the port 7 control register (P7CR) and function register (P7FC) enables PG output. Resetting resets the function register P7FC value to 0, and sets all bits to ports.






3.5.6 Port 8 (P80 to P85)

Port 8 is an 6-bit general-purpose I/O port. I/O can be set on a bit basis. Resetting sets Port 8 as an input port and connects a pull-up resistor. It also sets all bits of the output latch register P8 to 1. In addition to functioning as a general-purpose I/O port, Port 8 also functions as an I/O for serial channel 1, 0. Writing 12 in the corresponding bit of the Port 8 function register enables those functions. Resetting resets the function register value to '0' and sets all bits to ports.

(1) Port 80, 83 (TXD0 / TXD1)

P80 and P83 also function as serial channel TXD output pins in addition to I/O ports. They have programmable open drain function.



(2) Port 81, 84 (RXD0, 1)

P81 and P84 are I/O ports, and also used as RXD input pins for serial channels.




Figure 3.5 (13) Port 81, 84

(3) Port 82 (CTS0 / SCLK0)

P92 is an I/O port, and also used as a CTS input pin or as a SCLK0 I/O pin for serial channels.






Figure 3.5 (14) Port 82

(4) Port 85 (SCLK1)

P85 is general-purpose I/O port. It is also used as a SCLK1 I/O pin for serial channel





Note: To set the TxD pin to open drain, write '1' in bit 0 (for TxD0 pin) or bit 1 (for TxD1 pin) of the ODE register.


P81 / RxD0, P84 / RxD1 pins do not have a register changing PORT / FUNCTION. For example, even when the pins are used as input port pins (P81/P84), the input data for

For example, even when the pins are used as input port pins (P81/P84), the input data for P81/P84 are input to SIO as a serial receive data (RxD0/RxD1).

Figure 3.5 (16) Register for Port 8

3.5.7 Port 9 (P90 to P93)

Port 9 is a 4-bit Input port, also used as analog input pins for the internal A/D Converter.



Note: Select the input channels for the A/D converter in A/D converter mode register ADMOD.

Figure 3.5 (18) Register for Port 9

3.5.8 Port A (PA0 to PA3)

Port A is a 4-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets Port 7 as an input port and connects a pull-up resistor. In addition to functioning as a general-purpose I/O port, Port A0 also functions as an wait input pin WAIT; Port A1 as an 8-bit timer input (TI0), Port A2 as an 8-bit timer output (TO1), and Port A3 as an 8-bit timer output (TO3) pin. Writing 1 in the corresponding bit of the Port A function register (PAFC) enables output of the timer. Resetting resets the function register PAFC value to 0, and sets all bits to ports.

2003-03-31





Figure 3.5 (19) Port A



Note: PA1/TIO pin does not have a register changing Port/Function. For example, when it is used as an input port (PA1), the input signal for PA1 is inputted to 8 bit timer 0 as a timer input 0 (TI1).


Figure 3.5 (20) Register for port A

3.5.9 Port B (PB0 to PB7)

Port B is an 8-bit general-purpose I/O port. I/O can be set on a bit basis. Resetting sets Port B as an input port and connects a pull-up resistor. It also sets all bits of the output latch register PB to 1. In addition to functioning as a general-purpose I/O port, Port B also functions as an input for 16-bit timer 4 & 5 clocks, an output for 16-bit timer F/F 4, 5, & 6 output, and an input for INTO. Writing '1' in the corresponding bit of the Port 8 function register (PBFC) enables those functions. Resetting resets the function register PBFC value to '0' and sets all bits to ports.




(1) PB0 to PB6



(2) PB7 (INT0)

Port B7 is a general-purpose I/O port, and also used as an INTO pin for external interrupt request input.






Figure 3.5 (23) Register for Port B

3.6 Chip Select / Wait Controller, AM8 / $\overline{16}$ pin

TMP95C061B has a built-in chip select / wait controller used to control chip select ($\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ pins), wait ($\overline{\text{WAIT}}$ pin), and data bus size (8 or 16 bits) for any of the four block address areas.

And there is an AM8 / $\overline{16}$ pin which selects external data bus width for TMP95C061B.

3.6.1 Control Register

Table 3.6 (1) shows control registers.

Each block address area is controlled using CS / WAIT control register. Start address register (MSAR0 to MSAR3) and address mask register (MAMR0 to 3).

4 (3/ B0)W1 BOBUS BOW0 bit Symbol B0E Read/Write W w W BOCS After reset 0 0 0 (0068H)1: BQCS 0: 16 BIT 00: 2 WAIT **Function** master 1:8 BIT 01; 1 WAIT (Prohibit bit 10: 1 WAIT + n RMW) 11: 0 WAIT bit Symbol B1E BIBUS ⁄в⁄1W1 B1W0 Read/Write W w W B1CS After reset (0069H)1:B1CS 0: 16 BIT 00: 2 WAIT 1:8 B/T **Function** master (Prohibit 01: 1 WAIT RMW) bit 10: 1 WAIT + n 11: 0 WAIT bit Symbol B2W **B2BUS B2W1 B2W0** B2E Read/Write W W W W B2CS After reset Ø 0 0 (006AH) 1: B2CS 0:16 M 0: 16 BIT 00: 2 WAIT **Function** master Area 1:8 BIT (Prohibit 01: 1 WAIT Set RMW) 10: 1 WAIT + n MREG 11:0 WAIT bit Symbol B3E B3CAS **B3BUS** B3W1 B3W0 Read/Write W W W W B3CS After reset 0 0 0 0 (006BH) 0: CS3 0: 16 BIT 1:B3CS 00: 2 WAIT Function 1:8 BIT master output (Prohibit 01: 1 WAIT RMW) bit 1: CAS 10: 1 WAIT + n output 11: 0 WAIT **BEXBUS** BEXW1 : BEXW0 bit Symbol Read/Write W W BEXCS After reset 0 (006CH) 0: 16 BIT 00: 2 WAIT Function 1: 8 BIT (Prohibit 01: 1 WAIT RMW) 10: 1 WAIT + n 11: 0 WAIT

Table 3.6 (1) Chipselect / wait control register

Note: Read-modify-write is prohibited for registers BOCS, B1CS, B2CS, B3CS and BEXCS.

(1) Enable

Bit 4 (B0E, B1E, B2E and B3E) of control register BXCS is a master bit used to specify enable (1) / disable (0) of the setting.

Resetting sets B0E, B1E and B3E to disable (0) and B2E to enable (1)

(2) Data bus size select

Bit 2 (B0BUS, B1BUS, B2BUS, B3BUS, BEXBUS) of the control register is used to specify data bus size. Setting this bit to 0 accesses the memory in 16-bit data bus mode; setting it to 1 accesses the memory in 8-bit data bus mode.

This bit is effective only in 16 bit bus mode (AM8/ $\overline{16}=0$). In 8 bit bus mode (AM8/ $\overline{16}=1$), this bit is negligible and all external memory areas are accessed in fixed 8 bit bus (See 3.1.2 External Data width selection pin (AM8/ $\overline{16}$).

Changing data bus size depending on the access address is called dynamic bus sizing. Table 3.6 (2) shows the details of the bus operation.

(3) Wait control

Control register bits 1 and 0 (B0W1,0; B1W1,0; B2W1,0, B3W1,0, BEXW1,0) are used to specify the number of waits. Setting these bits to 00 inserts a 2-state wait regardless of the WAIT pin status. Setting them to 01 inserts a 1-state wait regardless of the WAIT status. Setting them to 10 inserts a 1-state wait and samples the WAIT pin status. If the pin is low, inserting the wait maintains the bus cycle until the pin goes high. Setting them to 11 completes the bus cycle without a wait regardless of the WAIT pin status.

Resetting sets these bits to 00 (2-state wait mode).

Note:In case of competition of accessing and refreshing to DRAM, TMP95C061B automatically inserts refresh cycle in addition to settled wait cycle.

(4) CS / CAS Waveform select

Bit3 of Control register B3CS is used to specify waveform mode output from the chip select pin $\overline{(CS3/CAS)}$. Setting this bit to 0 specifies $\overline{CS3}$ waveforms; setting it to 1 specifies \overline{CAS} waveforms.

Resetting clears bit 5 to 0.

		Memory data	CPU address	<u>C</u> PU	data
size	address	size	er o address	D15 to D8	D7 to D0
8 bits	2n + 0	8 bits	2n + 0	xxxxx (b7 to b0
	(even number)	16 bits	2n + 0	xxxxx	b7 to b0
	2n + 1	8 bits	2n + 1	XXXXX	√b7 to b0
	(odd number)	16 bits	2n + 1	b7 to b0∕ ⟨	XXXXX
16 bits	2n + 0	8 bits	2n + 0	xxxxx	/ b7 to b0
	(even number)		2n + 1	XXXXX	b15 to b8
		16 bits	2n + 0	b15 to b8	b7 to b0
	2n + 1	8 bits	2n + 1	XXXXX	b7 to b0
	(odd number)		2n + 2	XXXXX	b15/to-b8
		16 bits	2n + 1	b7 to b0	XXXXX
			2n + 2	xxxxx	b15 to b8
32 bits	2n + 0	8 bits	2n/+0//	xxxxx	b7 to b0
	(even number)		2n+1/	XXXXX	b15 to b8
			2n+2	xxxxx 🔷	b23 to b16
			2n +3	xxxxx	b31 to b24
		16 bits	2n + 0	b15 to b8	b7 to b0
			2n + 2	b31 to b24) b23 to b16
	2n + 1	8 bits	2n + 1	XXXXX	b7 to b0
	(odd number)		Žn + 2	((xxxxxx)	b15 to b8
			2n + 3	xxxxx	b23 to b16
			2n +⁄4⁄	XXXXX	b31 to b24
		16 bits	2n+1	b⁄7∖to b0	xxxxx
			2n + 2	b23 to b16	b15 to b8
			2n + 4	// xxxxx	b31 to b24

Table 3.6 (2) Dynamic Bus Sizing

xxxxx : During a read, data input to the bus is ignored. At write, the bus is at high impedance and the write strope signal remains non-active.

(5) Extra CS area bus size / wait control

BEXCS register is used to specify the data bus size and the number of wait in case of accessing address area which is not specified using CS0 to 3 registers. This register has no master enable bit, so always enable to unspecified area. Each bit has same meaning as BxCS.

(6) Accessing 16M-byte Area / Address Setting Area

Setting B2CS < B2M > = 0 selects CS2 in the 16M-byte area (000080H to FFFFFFH). Setting B2CS < B2M > = 1 selects CS2 according to the setting area for start address register MSAR2 and address mask register MAMR2, the same as for CS0 and SC1. A reset zero-clears this bit.

3.6.2 Address area specification

The address space is specified with the start address register (MSAR0 to 3) and address mask register (MSAR0 to 3). For each bus cycle, the chip select controller compares the address on the bus and value of this start address register. The value of the address mask register is used to ignore result of this address comparison. When there is a match, the specified space is assumed to be accessed and a low strobe signal is outputted from the corresponding chip select pin (CSO to CS3) if it is enabled (BxE="1").

If the set address areas overlap or $\overline{CS2}$ is enable for the 16M-byte area, the one with a smaller \overline{CS} number is selected.

When the set address area overlaps with the internal I/O area, the functions as the internal I/O area take priority of the set address area.




Figure 3.6 (1) Chip Select ($\overline{CS0}$ to $\overline{CS3}$) Operation Timing




Figure 3.6 (2) CSO Address Decode Block Diagram

2003-03-31




Figure 3.6 (3) CS1 Address Decode Block Diagram




Figure 3.6 (4) CS2 CS3 Address Decode Block Diagram




Table 3.6 (4) Memory Address Mask Register


MMSAR0 3 <S23> to <S16> correspond to addresses A23 to A16 and S15, S14 to 9, and S8 corresponding to addresses A15, A14 to 9, and A8 are "0" by default. MAMR0 <V20> to <V8> enable / disable comparison of value set with MSAR0 and address and <V20> to <V8> correspond to <S20> to S16>, S15, S14, to 9, and S8. In addition, V21, V22, and V23 corresponding to <S21>, <S22>, and <S23> are "0" by default and comparison is always enabled.

Example of enabling / disabling comparison $(\overline{CS0}\ registers\ MASR0\ and\ MSAMR0)$

When comparison is disabled by setting <V16>=1, the comparison of the value of <S16> and address A16 is disabled and the value of <S16> becomes invalid.

When comparison is enabled by setting $\langle S16 \rangle = 0$, the comparison of the value of $\langle S16 \rangle$ and address A16 is enabled and CS0 is enabled only when match. $\overline{CS1}$, $\overline{CS2}$, and $\overline{CS3}$ can be used in the same manner.

Resetting sets the registers MSAR0, MSA1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2 and MAMR3 to "0FFH", and sets the control register bits B0E, B1E, to "0". So chip select $\overline{\text{CS0}}$, $\overline{\text{CS1}}$ and $\overline{\text{CS3}}$ are disable after resetting, while Bit B2E=1, B2M=0 and $\overline{\text{CS2}}$ is enable for memory area 000080H to 0FFFFFH (16Mbyte).



(2) How to set the start address

The address decoder is output by specifying the start address for $\overline{\text{CS}}$ output and the space size.

The start address is set every 64K-byte because it is decoded by A16 to A23 as shown in the block diagram.

In other words, the DRAM start address is set to one of the 64K-byte intervals after "000000H".

However, note that the start address may be changed cue to the value of the MAMR.




Figure 3.6 (5) Where to Set Start Address

(3) How to set the address space

The address space is specified by setting the memory start address mask register (MAMR0 to 3).

As shown in the address decoder block diagram (Figures 3.6 (2) to (4)), $\overline{\text{CS0}}$, $\overline{\text{CS1}}$, or $\overline{\text{CS2}}$ / $\overline{\text{CS3}}$ can specify the address area for which the chip select signal can be output depending on whether to compare the addresses A8 to A20, A8 to A21, or A15 to A22 respectively.

	Size	256	512	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M
1	CS0	0	0	Š	20	0	0	0	0	0		
	CS1	0	0		0	0	0	0	0	0	0	
	CS2	·		0	0	0	0	0	0	0	0	0
	CS3	·		0	0	0	0	0	0	0	0	0

Figure 3.6 (6) Chip Select and Space Size

- (4) Start address / address space setting procedure
 - ① Set memory start address register (MSARx) (Set start address)
 - ② Set memory start address mask register (MAMRx) (Set address area)
 - ③ Set control register (BxCS) data bus width, number of waits, enable / disable of the area

(Example)

When setting the $\overline{\text{CS0}}$ area to 64Kbyte (010000 to 01FFFFH), 16 bit data width and non-wait,

MSAR0=01H start address 010000H

MAMR0=07H address area 64 Kbyte

B0CS=13H 16 bit data width, 0-wait

3.7 Dynamic RAM (DRAM) Controller

TMP95C061B incorporates a DRAM controller for interface with×8 / 16 bit DRAM. The DRAM controller consists of a control circuit to refresh the DRAM, an access circuit for reading and writing, and a row / column address multiplexer.

1) refresh mode

CAS before RAS refresh mode

2) refresh interval

31-195 states (programmable)

3) refresh cycle width

2-9 states (programmable)

4) address mapping size

CS3 area: 64 K - 8 Mbyte

5) memory access address length

8-11bits

6) wait control

depends on the setting CS / WAIT controller.

7) arbitration between refresh and memory access

refreshing is prior to memory access, automatically inserted wait cycle during

memory access cycle.

Control Register




Figure 3.7 (1) Refresh Control Register




Figure 3.7 (2) DRAM memory access control register

Operation description

(1) Memory access control

Access control block is enable when DMEMCR<MAC>=1. And then DRAM control signals (\overline{RAS} , \overline{CAS} and \overline{REFOUT}) are output during the time CPU accesses $\overline{CS3}$ area. The cycle (bus width and number of wait) depend on the value of \overline{CS} WAIT controller.

To facilitate connection with low-speed DRAM, the DRAM controller can accelerate RAS rise at wait insertion and delay RAS precharge time (RAS high width). This is called slow access mode. Set mode to slow access using DMEMCR < MACM >.


In the access cycle, Address multiplexer outputs row/column address through A0 to A11 pin. The enable / disable setting of address multiplexing and multiplexed address width are controlled by DMEMCR<MUXE > and <MUXW0, 1 > The relation between address width and bus width is below.


Figure 3.7 (3), (4) shows the access timing.

Table 3.7 Address multiplex

			cotumn address								
row address	8 E	BIT	9 🕏) T	10	ВІТ	11	BIT			
	8	16	8	16>	8	16	8	16			
Α0	A8	-	Α9)	A10	<u>-</u> /	A11	-			
A1	Α9	A9 /	A10	A10	A11(\	A11	A12	A12			
A2	A10	A10 \	(A11)	A11	A12	A12	A13	A13			
А3	A11	A11)	A12	A12	A13	A13	A14	A14			
A4	A12	A12))A13	A13	A14	A14	A15	A15			
A5	/A13)	A13	A14 <	A14 (A15	A15	A16	A16			
A6	A14/	A14	A15	A15	A16	A16	A17	A17			
A7	A15	A15	A16	A16	A17	A17	A18	A18			
A8 <	· -	A16	A17	A17	A18	A18	A19	A19			
A9 📐	\ <u>-</u> \	_		A18	A19	A19	A20	A20			
A10	_	_	4-	-	_	A20	A21	A21			
(A1)) –	-	\ <u>-</u> \	-	_	_	_	A22			

multiplexed address width bus width depend on the value of CS / WAIT controller





(2) Refresh controller

The TMP95C061B can output \overline{RAS} / \overline{CAS} used to refresh the DRAM. At the same time the state signal \overline{REFOUT} which indicates a refresh cycle is output. (Only for interval refresh mode.)

DRAM can be refreshed easily because RAS / CAS / REFOUT output frequency and pulse width are programmable.

The refresh controller has the following features.

- Refresh mode: \overline{CAS} before \overline{RAS} interval refresh mode \overline{CAS} before \overline{RAS} self refresh mode
- Refresh interval: 31 to 195 states (programmable)
- Refresh cycle width: 2 to 9 states (programmable)
- Dummy cycle can be generated
- Refresh cycle is asynchronous with CPU operation cycle.
- i) CAS before RAS interval refresh mode

The refresh interval and refresh width for CAS before RAS interval refresh mode depends on the DRAM being used.

Therefore, TMP95C061B enables the refresh interval and refresh cycle width to be set with the refresh controller register value according to the system clock and DRAM that are being used.

Figure 3.7 (5) shows a timing example for CAS before RAS refresh cycle.




Figure 3.7(5) Refresh Cycle Timing Example

How to set the register is described next.

Figure 3.7 (1) shows the bit structure of the refresh control register DREFCR.

① Refresh cycle insertion interval

The insertion interval is set with the three bits DREFCR RS2 to 0 > according to the system clock being used.

Example : When the system clock is 25 MHz and the DRAM refresh cycle is to be $15.6 \mu s$, set these bits to "111".

Table 3.13 (2) Refresh Cycle Insertion Interval

Refresh Cycle			Insertion Interval	Frequency (fosc)								
RS2	RS1	RS0	(states)	8 MHz	10 MHz	12.5 MHz	14 MHz	16 MHz	20 MHz	25 MHz		
0	0	0	31	7.55	6.2	4.96	4.43	3,88	(3.1)	2.5		
0	0	1	62	15.5	12.4	9.92	8.86	7.75	6.2	5.0		
0	1	0	78	19.5	15.6	12.48	11.14	9.75	7.8	6.2		
0	1	1	97	24.25	19.4	15.52	13.86	12.13	9.7	7.7		
1	0	0	109	27.25	21.8	77.44	15.57	13.63	10.9	8.7		
1	0	1	124	31.0	24.8	19.84	17.72	15.5	12.4	9.9		
1	1	0	154	38.5	30.8	24.7	22.0	19.3	15.4	12.3		
1	1	1	195	48.75	39.0	31.2	27.86	24.4	19.5	15.6		

(Unit: μ s)

- 2 The three bits DREECR < RW2 to 0 > can be used to change the refresh cycle width (RAS, CAS Low output width). (2 to 9 states)
- 3 Refresh cycle control

The refresh cycle can be disabled/enabled with the bit DREFCR<RC>.



ii) CAS before RAS self refresh mode

This mode is used when DRAM controller or is halted with a HALT (IDLE, STOP) instruction while refreshing with \overline{CAS} before \overline{RAS} interval refresh mode (hereafter referred to as interval mode).

However, REFOUT is not output. ("1" is output.)

Figure 3.7 (6) shows the self refresh mode timing diagram





Figure 3.7 (6) Self Refresh Cycle Timing

This mode is executed as follows. First, the settings are made for interval mode. Then B3CS<SRFC> is set to "0" before a HALT instruction to perform one refresh. Then the CAS pin and RAS pin are kept at low level and the self refresh mode is entered. Cancelling HALT and supplying a clock to the DRAM controller automatically sets DMEMCR<SRFC> to 1 and cancels self refresh mode. After cancellation, refresh is performed once and processing returns to interval mode. (Note that when HALT is cancelled by a reset, the I/O registers are initialized, therefore, refresh is not performed.)

After setting DMEMCR<SRFC> to "0", make sure that the HALT instruction comes after NOP or some instructions.



(3) DRAM initialize

The DRAM controller can generate consecutive \overline{CAS} before \overline{RAS} dummy cycles necessary when using DRAM. This is executed by setting DREFCR DMI> bit to "1".

Writing 0 to <DMI> (including reset), enabling refresh cycle insert (DREFCR <RC> = 1), or enabling access control (DMEMCE<MAC> = 1) cancels a dummy cycle.

If a dummy cycle is canceled by enabling refresh cycle insert or access control, the <DMI> bit is not zero-cleared.

The dummy cycle width is fixed to 4 states and the interval is fixed to 6 states.

Figure 3.7 (7) shows the CAS before RAS dummy cycle timing.




Figure 3.7 (7) CAS Before RAS Dummy Cycle Timing



(4) Priority

The DRAM refresh cycle may overlap with the DRAM read/write cycle because it is not synchronized with the CPU operating cycle. In this case, the DRAM controller gives priority to the cycle that starts operation first. If the priority is given to the refresh cycle, a wait is automatically inserted in the memory access cycle.

(5) Bus Release Mode

The TMP95C061B has a bus release function. Setting dedicated DRAM control pins (RAS, CAS, REFOUT) enables selection of release mode (by setting the pins to high impedance like other pins) or non-release (remain driving) mode in which refresh cycle output only is supported. For the states of other pins at bus release, see 3.14 (2), Pin states at bus release.

(i) Mode used by DRAM control dedicated pin to release bus (DMEMCR \leq BRM> = 0)

When the bus release request (BUSRQ) pin is set to active (low level), the TMP95C061B acknowledges the bus release request. After the current bus cycle (including DRAM access cycle) ends, the TMP95C061B sets the DRAM control dedicated pin (RAS, CAS, REFOUT) to high, sets the output buffer to off, and sets the pin to high impedance.

The refresh cycle is asynchronous with the access cycle. When a refresh request is generated and the refresh cycle is at wait because of a conflict with the access cycle until the bus release, the bus release timing is delayed until the refresh cycle is completed.

The refresh counter keeps counting during bus release. The refresh request generated during bus release is held for one cycle. The refresh cycle is performed immediately after the TMP95C061B regains bus mastership.

The bus release request or refresh counter is asynchronous with the bus cycle. To use this mode, the external bus master must generate a refresh cycle during bus release.

(ii) Mode used not to release DRAM control dedicated pin (DMEMCR < BRM > = 1)

Valid even if the DRAM is not accessed by the external bus master during bus release. If this mode is set, the DRAM dedicated pin does not release the bus even if a bus release request is generated but keeps supporting a refresh cycle only. Note that all other pins release the bus. Unlike (i), bus release timing is not influenced by a refresh request.

A reset resets DMECR<BRM> to 0 and the DRAM control dedicated pin to bus release mode.

(6) Notes

When refresh and access contend, the \overline{WR} and \overline{HWR} pins are set to active and output refresh signals. (Figure 3.7 (8))

① When DRAM is used for executing WRITE or CAS-before-RAS refresh cycle test mode at timing (a) in Figure 3.7 (8), a circuit, such as the one shown in 3.7 (7) Connection Example (v), external circuit example (a), is required to avoid test mode. Direct connection is not allowed.

② When DRAM is used to set write-per-bit mode at timing (b) in Figure 3.7 (8), a circuit, such as the one shown in 3.7 (7) Connection Example (vi), external circuit example (b), to avoid this mode is required. Direct connection is not allowed. (TMP95C061B does not support write-per-bit mode.)

For DRAM supporting both test mode in ①. above and write-per-bit mode, use a bypass circuit, such as the one shown in 3.7 (7) Connection Example (vi), external circuit example (b).





Figure 3.7 (8) Timings for Refresh and Access Contention

(7) Connection Example


Connection Example (i) 8-bit bus configuration




Connection Example (ii) 16-bit bus configuration (8-bit DRAM x 2)




Connection Example (iii) 16-bit bus configuration (2WE mode)




Connection Example (iv) 16-bit bus configuration (2CAS mode)



Connection Example (v) Connection to DRAM supporting WRITE or CAS-before-RAS refresh test mode



Connection Example (vi) Connection to DRAM supporting write-per-bit mode or DRAM supporting both write-per-bit mode and $\overline{\text{WRITE}}$ or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh test mode.



3.8 8-bit Timers

TMP95C061B contains four 8-bit timers (timers 0, 1, 2 and 3), each of which can be operated independently. The cascade connection allows these timers to be used as 16-bit timer. The following four operating modes are provided for the 8-bit timers.

- 8-bit interval timer mode (4 timers)
- 16-bit interval timer mode (2 timers)
- 8-bit programmable square wave pulse generation (RPG: variable duty with variable cycle) output mode (2 timers)
- 8-bit pulse width modulation (PWM: variable duty with constant cycle) output mode (2 timers)

Figure 3.8 (1) shows the block diagram of 8-bit timer (timer 0 and 1).

Timer 2 / 3 have the same configuration of circuit as Timer 0 / 1. The difference between Timer 0 and Timer 2 is that Timer 0 has external clock input pin (TI0), while Timer 2 has none.

Each interval timer consists of an 8-bit up-counter, 8-bit comparator, and 8-bit timer register. Besides, timer flip-flops (TFF1, TFF3), are provided for pair of timer 0/1 and 2/3.

Among the input clock sources for the interval timers, the internal clocks of ϕ T1, ϕ T4, ϕ T16, and ϕ T256 are obtained from the 9-bit prescaler shown in Figure 3.8 (2).

The operation modes and timer flip-flops of the 8-bit timer are controlled by five control registers T01MOD, T23MOD, TFFCR, TRUN and TRDC.






Figure 3.8 (1) Block Diagram of 8-bit Timers (Timers 0 and 1)

1 Prescaler

These are 9 bit prescaler and prescaler clock selection register to generate input clock for 8 bit Timer 0/1, Timer 4/5 and Serial Interface 0/1.

The 8 bit Timer 0, 1 uses 4 types of clock : ϕ T1, ϕ T4, ϕ T16, and ϕ T256 among the prescaler output.

This prescaler can be run or stopped by the timer control register TRUN<PRRUN>. Counting starts when <PRRUN> is set to '1', while the prescaler is cleared to zero and stops operation when <PRRUN> is set to '0'.




Figure 3.8 (2) Prescaler

2 Up-counter

These are an 8 bit binary counter which counts up by the input clock pulse specified by Timer 0 / 1 mode register T01MOD and Timer 2 / 3 mode register T23MOD.

The input clocks of timer 0/2 are selected from the three internal clocks ϕ T1, ϕ T4, and ϕ T16 and the external clock input (TI0: timer 0 only) using the mode register T01MOD and T23MOD.

The input clocks of timer 1/3 differ depending on the operation mode. When the timers are set to 16 bit timer mode, the overflows output of timer 1/3 are used as the input clock. When the timers are not set to 16 bit mode, the input clock is selected from the internal clocks ϕ T1, ϕ T16 and ϕ T256, and the output of comparator (match detection).

Example: When T01MOD<T10M1,0>=01, the overflow output of timer 0 becomes the input clock of timer 1 (16-bit timer).

When T01MOD7, 6=00, T01MOD3, 2=01, oT1 becomes the input of timer 1 (8 bit timer mode).

Operation mode is also set by T01MOD register and T23MOD register. When reset, it is initialized to T01MOD <T01M1, 0>=00, T23MOD <T23M1, 0>=00 whereby the up-counter is placed in the 8-bit timer mode.

The counting and stop & elear of up-counter can be controlled for each interval timer by the timer operation control register TRUN. When reset, all up-counters will be cleared to stop the timers.

3 Timer register

This is an 8-bit register for setting an interval time. When the set value of timer registers TREGO, TREG1, TREG2, TREG3, matches the value of up-counter, the comparator match detect signal becomes active. If the set value is 00H, this signal becomes active when the up-counter overflows.

Timer register TREGO / TREG2 is of double buffer structure, each of which makes a pair with register buffer.

The timer register double buffer controll register TRDC <TR0DE, TR2DE > bit controls whether the double buffer structure in the TREG0 / TREG2 should be enabled or disabled. It is disabled when <TR0DE > / <TR2DE > = 0 and enabled when they are set to 1.

In the condition of double buffer enable state, the data is transferred from the register buffer to the timer register when the 2^n-1 overflow occurs in PWM mode, or at the PPG cycle in PPG mode.

When reset, it will be initialized to < TR0DE > / < TR2DE > = 0 to disable the double buffer. To use the double buffer, write data in the timer register, set < TRDDE > / < TR2DE > to 1, and write the following data in the register buffer.




Figure 3.8/3) Configuration of Timer Register 0/2

Note: Timer register and the register buffer are allocated to the same memory address. When < TR0DE>/<TR2DE>=0, the same value is written in the register buffer as well as the timer register, while when < TR0DE>/<TR2DE>=1 only the register buffer is written.

The memory address of each timer register is as follows.

TREG0: 000022H

TREG1: 000023H

TREG2: 000026H

TREG3: 000027H

All the registers are write-only and cannot be read.

The initial value is indeterminate; when using the 8-bit timer, always write data to the timer register.

2003-03-31




Figure 3.8 (4) Timer0/1 Mode control Register (T01MOD)




Figure 3.8 (5) Timer 2/3 Mode Register (T23MOD)




Figure 3.8 (6) 8-bit Timer Flip-flop Control Register (TFFCR)




Figure 3.8 (7) Timer Operation Control Register (TRUN)




Figure 3.8 (8) Timer Register Double Buffer Control Register (TRDC)

4 Comparator

A comparator compares the value in the up-counter with the values to which the timer register is set. When they match, the up-counter is cleared to zero and an interrupt signal (INTTO to 3) is generated. If the timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

5 Timer flip-fløp (timer F/F)

The status of the timer flip-flop is inverted by the match detect signal (comparator output) of each interval timer and the value can be output to the timer output pins TO1 (also used as PA2) and TO3 (also used as PA3).

The timer F/F are provided for a pair of timer 0/1 and Timer 2/3. The outputs of timer F/F are TFF1 and TFF3, and output signals through the TO1 and TO3.

The operation of 8-bit timers will be described below:

(1) 8-bit timer mode

Four interval timers 0, 1, 2, 3, can be used independently as 8-bit interval timer. All interval timers operate in the same manner, and thus only the operation of timer 1 will be explained below.

① Generating interrupts in a fixed cycle

To generate timer 1 interrupt at constant intervals using timer 1 (INTT1), first stop timer 1 then set the operation mode, input clock, and a cycle to T01MOD and TREG1 register, respectively. Then, enable interrupt INTT1 and start the counting of timer 1.

Example : To generate timer 1 interrupt every 32 μs at fc=25 MHz, set each register in the following manner.

		N	1SB						LSB	$\langle \langle (\rangle $
			7 6	5	4	3	2	1	0	
	TRUN	← ·	- X	. –	-	-	-	0	-	Stop timer 1, and clear it to "0".
-	T01MOD	← (0 0	Χ	Χ	0	1	-	-	Set the 8-bit timer mode, and select $\sqrt{11}$ (0.32 μ s @ fc = 25 MHz)
										as the input clock.
	TREG1	← (0 1	. 1	0	0	1	0	0 (Set the timer register 32 μ s ÷ ϕ T1 = 100 = 64H
	INTET01	← '	1 1	. 0	1	-	-	-	- \	Enable INTT1, and set it to "Level 5".
L	_ TRUN	← '	1 X	. –	-	-	-	1	-	Start timer 1 counting.

Note: X; Don't care -; No change

Use the table 3.8(1) for selecting the input clock.

Table 3.8 (1) Setting the interrupt period and input clock for 8 bit Timer

Input clock	Interrupt	peri	od (a	at fc = 25	MHz)	resolution
φT1 (8/fc)	0.32	μS	to	81.92	μS	0.32 μs
φT4 (32/fc)	1.28	μ s	to	327.7	μ S	1.28 μ s
φT16 (128/fc)	5.12	μ S	to	1.311	ms	5.12 <i>μ</i> s
φT256 (2048/fc)	81.92	μ S	to	20.97	ms	81.92 μ s

2003-03-31

② Generating a 50 % duty square wave pulse

The timer flip-flop is inverted at constant intervals, and its status is output to timer output pin (TO1).

Example: To output a 1.92 μ s square wave pulse through TO1 pin at fc=25 MHz, set each register in the following procedures. Either timer 0 or timer 1 may be used, but this example uses timer 1.




Figure 3.8 (9) Square Wave (50 % Duty) Output Timing Chart

Making timer 1 count up by match signal from timer 0 comparator

Set the 8-bit timer mode, and set the comparator output of timer 0 as the input clock to timer 1.




Figure 3.8 (10) Timer 1 count up by timer 0

4 Output inversion with software

The value of timer flip-flop (TFF) can be inverted, independent of timer operation.

Writing 00 to TFFCR<FF1C1, 0> inverts the value of TFF1. Writing 00 to TFFCR<FF3C1,0> inverts the value of TFF3.

⑤ Initial setting of timer flip-flop (TFF)

The value of TFF can be initialized to "0" or "1", independent of timer operation. For example, write "10" in TFFCR < FF1C1,0 > to clear TFF1 to "0", while write "01" in TFFCR < TFF1C1,0 > to set TFF1 to "1".

Note: The value of timer register and tiner Flip-flop cannot be read.

(2) 16-bit timer mode

A 16-bit interval timer is configured by using the pair of timer 0/1 and timer 2/3.

Timer 2/3 operate as Timer 0/1, so described have about Timer 0/1.

To make a 16-bit interval timer by cascade connecting timer 0 and timer 1, set timer 0/timer 1 mode register T01MOD < T01M1,0 > to "0, 1".

When set in 16-bit timer mode, the overflow output of timer 0 will become the input clock of timer 1, regardless of the set value of clock control Register TCLK.

The lower 8 bits of the timer (interrupt) cycle are set by the timer register TREGO, and the upper 8 bits are set by TREG1. Note that TREGO always must be set first. (Writing data into TREGO disables the comparator temporarily, and the comparator is restarted by writing data into TREG1.)

Table 3.8 (2) The interrupt period and input clock in 16 bit timer mode

Input clock	Interrupt period (fc = 25 MHz)	resolution
φT1 (8/fc) φT4 (32/fc)	0.32 μs to 20.971 ms 1.28 μs to 83.885 ms	0.32 μs 1.28 μs
φT16 (128/fc)	5.12 μ s to 335.539 ms	(5.12/μs

Setting example: To generate an interrupt INTT1 every 0.32 seconds at fc=25 MHz, set the following values for timer registers TREG0 and TREG1.

When counting with input clock of ϕ T16 (5.12 μ s @ 25 MHz) $0.32 \text{ s} \div 5.12 \ \mu\text{s} = 62500 = \text{F424H}$

Therefore, set TREG1 = F4H and TREG0 = 24H, respectively.

The comparator match signal is output from timer 0 each time the up-counter UC0 matches TREGO, where the up-counter UC0 is not cleared. And then the interrupt INTTO is not generated.

With the timer 1 comparator, the match detect signal is output at each comparator timing when up-counter UC1 and TREG1 values match. When the match detect signal is output simultaneously from both comparators of timer 0 and timer 1, the up-counters UC0 and UC1 are cleared to "0", and the interrupt INTT1 is generated. If inversion is enabled, the value of the timer flip-flop TFF1 is inverted.

		/ · /				
		Timer0			Timer1	
	INTTO	ТО1	Compared Value	INT T1	TO1	Compared Value
16 bit Timer mode (Input overflow of Timer 0 to Timer 1	not generate the interrupt	output disable	Continued to count up after match	generate the interrupt	output enable	TREG1*2 ⁸ + TREG0
8 bit Timer mode (input match of Timer 0 to Timer 1	generate the interrupt	output enable Timer 0 or Timer 1	TREG0 Cleared after match	generate the interrupt	output enable Timer 0 or Timer 1	TREG1* TREG0

Example: When TREG1 = 04H and TREG0 = 80H





Figure 3.8 (11) Timer output by 16-bit timer mode

(3) 8-bit PPG (Programmable Pulse Generation) Output mode

Square wave pulse can be generated at any frequency and duty by timer 0 and timer 2. The output pulse may be either low-active or high-active. In this mode, timer 1 and Timer 3 cannot be used.

Timer 0 outputs pulse through TO1 pin (also used as PA2). Timer 2 outputs pulse TO3 (also used as PA3).



Here shows the operation of Timer 0. Timer 2 provides the same operation as Timer





Figure 3.8 (12) Block Diagram of 8-Bit PPG Output Mode

When the double buffer of TREGO is enabled in this mode, the value of register buffer will be shifted in TREGO each time TREG1 matches UCO.

Use of the double buffer makes easy the handling of low duty waves (when duty is varied).



the operation of register buffer

write register buffer

Example: Generating 1/4 duty 78.125 kHz pulse (at fc=25 MHz)



• Calculate the value to be set for timer register.

To obtain the frequency 78.125 kHz, the pulse cycle t should be: t=1/78.125 kHz = 12.8 μ s.


Given $\phi T1 = 0.32 \mu s$ (at 25 MHz),

$$12.8\mu s \div 0.32 \mu s = 40$$

Consequently, to set the timer register 1 (TREG1) to TREG1=40=28H and then duty to 1/4, t×1/4 = 12.8 μ s×1/4=3.2 μ s

$$3.2 \,\mu s \div 0.32 \,\mu s = 10$$

Therefore, set timer register 0 (TREG0) to TREG0=10=0AH.



(4) 8-bit PWM Output mode (Pulse Width Modulation)

This mode is valid only for timer 0/2. In this mode, 2-8 bit resolution of PWM pulse can be output. PWM pulse is output through TO1 pin when using Timer 0. When using Timer 2, the pulse is through TO3 pin. Timer 1 and Timer 3 are valid for 8-bit timers.

Here shows the PWM mode operation of Timer 0. Timer 2 provide the same operation as Timer 0.

Timer output is inverted when up-counter (UC0) matches the set value of timer register TREGO or when 2n-1 (n=6, 7, or 8; specified by TO1MOD<PWM01,0>) counter overflow occurs. Up-counter UC0 is cleared when 2n-1 counter overflow occurs. For example, when n=6, 6-bit PWM will be outputted, while when n=7, 7-bit PWM will be outputted.

To use this PWM mode, the following conditions must be satisfied.

(Set value of timer register) < (Set value of 2ⁿ-1 counter overflow)




Figure 3.8 (13) shows the block diagram of this mode.





Figure 3.8 (13) Block Diagram of 8-Bit PWM Mode

In this mode, the value of register buffer will be shifted in TREG0 if 2^n-1 overflow is detected when the double buffer of TREG0 is enabled.

Use of the double buffer makes easy the handling of small duty waves.



The operation of register buffer

Example: To output the following PWM waves to TO1 pin at fc=25 MHz.



To realize 40.64 μ s of PWM cycle by ϕ T1 = 0.32 μ s (at fc=25 MHz),

$$40.64 \,\mu\text{s} \div 0.32 \,\mu\text{s} = 127 = 2^{\text{n}} - 1$$

Consequently, n should be set to 7.

As the period of low level is 28.8 μ s, for ϕ T1=0.32 μ s, set the following value for TREGO.

LSB

$$28.8 \ \mu s \div 0.32 \ \mu s = 90 = 5AH$$

Stop timer 0, and clear it to "0".

Set 8-bit PWM mode (cycle: $2^7 - 1$) and select ϕ T1 as the input clock.

Clears TFF1, enable the inversion and double buffer.

Writes "5AH".

Set PA2 as the TO1 pin.

Start timer 0 counting.

-; No change

Table 3.8 (3) PWM Cycle and setting of $2^n - 1$ counter

	PWM cycle (@ fc = 25 MHz)									
	φ T 1	φ Τ4	ØT16							
26 – 1	20.2 μs (49.6 kHz)	80.6 μs (12.4 kHz)	322.6 µs (3.1 kHz)							
27 – 1	40.6 μs (24.6 kHz)	162.6 μs (6.2 kHz)	650.2 µs (1.5 kHz)							
28 – 1	81.6 μs (12.3 kHz)	326.4 μs (3.1 kHz)	1.31 ms (0.8 kHz)							

(5) Table 3.8 (4) shows the settings for all 8-bit timer modes

Table 3.8 (4) Selection of 8 bit timer mode and control register

Timer Mode (8 bit timer × 2ch)	Mode T01M (T23M)	PWM0 (PWM2)	Upper clock input T1CLK (T3CLK)	Lower clock input TOCLK (T2CLK)	Selection of Inversion FF1IS (FF3IS)
16 bit timer (16 bit) × 1ch	01	-	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	External clock,	-
8 bit timer (Input of upper timer is output of power one)	00		000	External clock,	0: Lower timer 1: Upper timer
8 bit timer × 2ch	00		(¢T1, 16, 256)	External clock,	0: Lower timer 1: Upper timer
8 bit PPG × 1ch	10) -		$\left(\begin{array}{c} \text{External clock,} \\ \phi \text{T1, 4, 16} \end{array}\right)$	-
8 bit PWM ×1ch (Lower) 8 bit timer ×1ch (Upper)	11	PWM cycle	(¢T1, 16, 256)	External clock,	-

3.9 16-bit Timer

TMP95C061B contains two (timer 4 and timer 5) multifunctional 16-bit timer / event counter with the following operation modes.

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode
- Frequency measurement mode
- Pulse width measurement mode
- Time differential measurement mode

Timer / event counter consists of 16-bit up-counter, two 16-bit timer registers (One of them applies double-buffer), two 16-bit capture registers, two comparators, capture input controller, and timer flip-flop and the control circuit.

Timer / event counter is controlled by 4 control registers: T4MOD, T5MOD, T4FFCR / T5FFCR, TRUN and T45CR.

Figure 3.9 (1), (2) shows the block diagram of 16-bit timer t event counter (timer 4 and timer t).




Figure 3.9 (1) Block Diagram of 16-Bit Timer (Timer 4)




Figure 3.9 (2) Block Diagram of 16-Bit Timer (Timer 5)

2003-03-31

		 							
		7	6	5	4	3	2	1	0
T4MOD		CAP2T5	EQ5T5	CAP1IN	CAP12M1	CAP12M0	CLE	T4CLK1	T4CLK0
(0038H)	Read/Write	R/	W	W	R/	w	R/W	R/	W
	After reset	0	0	1	0	0	0	0	0
	0: Disable trigger		Capture 1: Don't care	01: TI4↑ INT4 occur 10: TI4↑ INT4 occur 11: TFF1↑		1: UC4 Clear Enable	Timer 4 so 00: Tl4 01: \(\phi \)Tl 10: \(\phi \)T16	ource clock	
					000	φΤ1 (8 φΤ4 (3: φΤ16 (al clock (7		
			(7)						
)					
		(()				Clear b	y match w	vith TREG	5.
		\//							
	Figu	ure 3.9 (3) _{>} 16-Bit	Timer W	lode Cor	troller R	egister (T4MOD)	(1/2)




Figure 3.9 (4) 16-Bit Timer Controller Register (T4MOD) (2/2)

		7	6	. 5	. 4	3	2	1	. 0	Ī
T4FFCR	bit Symbol	TFF5C1	TFF5C0	CAP2T4	CAP1T4	EQ5T4	EQ4T4	TEF4C1	TFF4C0	
(0039H)	Read/Write		:	R/W	R/W	R/W	R/W	-		
	After reset		<u> </u>	0	0	0	0		_/	
		00: Invert	TFF5	TFF4 invert	:	:	:	00: Invert	TFF4	
		01 : Set	TFF5	0: Disable			,	01:Set	TFF4	
	Function	10: Clear		1: Enable t	rigger			10 Clear	TFF4	
		11: don't c	are	Invert when	Invert when	Invert when	Invert when	14: Don't	care	
		Always rea	d as "11".	the UC value	the UC value	:	the UC	* Always	read as	
				is loaded to CAP2		matches TREG5 /	matches TREG4	"11"		
				ļ.	CALL	, IKEGS	, Co	· L		
								· ·		
) (TEE A)	(>
					→ lim	er flip-flo	р 4 (TFF4)	control	Z//))
					00	Inverts	the TFF4	value (sof	tware inve	ersion).
					(01	Sets TF	F4 to "1".	(C_{\sim})		
					10	Clear T	FF4 to #0	".	·/·····	
								///-\	 c "11"\	
				$\mathcal{A}($		Don to	care (Alwa	ays read a	S 11).	
					Tim	er flip-flo	p 4 (TFF4)	invert tri	gger	
					0	Trigge	r disable (Invert pro	hibition)	
			6	$\supset \bigwedge$	1	Trigge	r enable (Invert per	mission)	
									e is loaded	
									e is loaded	to CAP1
				EQ5T EQ4T		rt when u rt when u				
		//)		/ LQ+1)	p counter	materies	TREGT	
Timer flip-flop 5 (TFF5) control 00 Inverts the TFF5 value (software inversion).										
									ersion).	
	$\langle \langle \rangle \rangle$	01 Set TFF5 to "1".								
10 Clear TFF5 to "0".								•••••		
		\	<	1/	11	Don't	care (Alwa	avs read a	s "11".)	
								, , , , , , , , , , , , , , , , , , , ,	· · · · · · · · · · · · · · · · · ·	
			, \((

Figure 3.9 (5) 16-Bit Timer 4 F/F Control (T4FFCR)

	-								
		7	6	5	4	3	2	1	0
	bit Symbol			CAP3IN	CAP34M1	CAP34M0	CLE	T5CLK1	T5CLK0
(0048H)	Read/Write			W	R/	W	R/W	R/	w
	After reset	:		1	0	0	0	6	9
	Function 0: Soft-Capture timing 0: Disable 1: UC5 Clear Enable 0: Timer 5 source 1: Don't care 1: Timer 6 source 1: Don't care 1: Timer 6 source 1: Don't care 1: Timer 6 source 1: Timer 6 source 1: Timer 7 source 1: UC5 Clear Enable 0: Timer 6 source 1: Timer 7 source 1: UC5 Clear Enable 0: Timer 6 source 1: Timer 7 source 1: Timer 6 source 1: Timer 7 source 1: Timer 7 source 1: Timer 8 source 1: Timer 8 source 1: Timer 8 source 1: Timer 8 source 1: Timer 9								
					Fim	ner 5 input	t clock		
	00 External clock (TI4) 01 \(\phi T1 \left(87 \) fc \right) 10 \(\phi T4 \left(32 \right) fc \right) 11 \(\phi T16 \left(128 \right) fc \right) Clearing the up-counter UC5								
						1			
	<)		····/··/·····	y match v	vith TREG	 7
	Fig	gure 3.9	(6) 16-b	it Timer I	Mode Co	/ ontrol Re	gister (T!	5MOD) (1/2)
					\				

(0048H)	bit Symbol Read/Write	7	6	5 CAP3IN	4 CAP34M1	3 CAP34M0	2 CLE	1 T5CLK1	0 T5CLK0		
(0048H)	· ·			CAP3IN	CAP34M1	CAP34M0	CLF	T5CLK1	: TECLINO		
	Read/Write				<u> </u>			19021	HISCERU		
				W	R	/W	R/W	R/	w		
	After reset			1	0	0	0	6	0		
	Function			care INT6 occurs a 10 : TI6 ↑ TI INT6 occurs a 11 : TFF1 ↑ TF		es at rise edge. TI7 ↑ rs at rise edge. TI6 ↓ rs at fall edge.	The proof of the				
					Tin	ner 5 Captu	ure timing	100	INT6 Co	ntrol	
						Captur	e disable	/\\\\\In	terrupt oc	curs	
						····· ······	t TI6 rise		the rise e	I .	
					\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	1 //	t TI7 rise		of TI6 (INT6) _		
					\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	CAF4 a	117 1180		input. Interrupt occurs		
				\supset) 10	0 .	t TI6 rise t TI6 fall	at o	the fall of TI6 (IN put.	edge	
					CAR3 at TFF1 rise				Interrupt occurs at the rise edge of TI6 (INT6)		
			((///			CAP4 a	t TFF1 fall		put.	110, _	
	Software capture										
		$\sim \sim \sim$			0	The up	-counter!	5 value is l	loaded to C	CAP3.	
			\supset		1	Always	read as "	1".			
	$\langle \langle \rangle$										
		Figure	3 9 (7) 10	S-Rit Tim	ner Contr	ol Registe	er (T5M <i>C</i>	OD) (2/2)			
			· ()			o, negiot	. (15111)	, (=, =,			

			: .	: _	: .		: .	: .	: .	ľ
TEEE 6.D		7	6	5	4	3	2	1	0	
T5FFCR (0049H)	bit Symbol			CAP4T6	CAP3T6	EQ7T6	EQ6T6	TFF6C1	TFF6C0	
(00-511)	Read/Wille		:	R/W	R/W	R/W	R/W		N	
	After reset		<u> </u>	0	0	0	0	((-	
				TFF6 inver				00: Invert	_	
				0: Disable 1: Enable t			\wedge	01: Set 10: Clear	TFF6	
	Function			Invert when	:	N. Don't c				
				:	the UC value		Invert when the UC	* Always r	ead as	
				is loaded to	is loaded to	matches	matches)"11"		
				CAP4	CAP3	TREG7	TREG6	<u> </u>		
							$\overline{\hspace{1cm}}$			\Diamond
					→ Tin	ner flip-flo	6 (TFF6)	control	5)	>
					0			$\overline{}$	tware inve	rsion).
	01 Sets TFF6 to "1".									
					1	Clear T	FF6 to "0"			
					7	Don't	care (Alwa	ys read as	"11").	
					Tin	ner flip-flo	p 6 (TFF6)	invert triç	gger	
					0	Trigge	r disable (Invert pro	hibition)	
				$\supset \searrow$	1	⊼rigge	r enable (Invert peri	mission)	
									oaded to (
			(7/4)	EQ7T6	: Invert	when up-c	ounter ma	atches TRE	Gaded 10 (JAFS
				EQ6T6		when up-c				
	<	($\setminus \setminus \setminus \setminus$))				
		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	gure 3.9	(8) 16-Bi	t Timer5	F/F Cont	rol (T5FF	CR)		
			>							
	$\langle \vee \rangle$									
	\\\\	\searrow		\wedge	\checkmark					
		$\overline{}$	<	7(
	(())									
_		<i>'</i>	> (())						
(\rightarrow	($\sqrt{2}$							
		Ž								




Figure 3.9 (10) Timer Operation Control Register (TRUN)

① Up-counter

UC4 is a 16-bit binary counter which counts up according to the input clock specified by T4MOD<T4CLK1,0> register or T5MOD<T5CLK1.0> register.

As the input clock, one of the internal clocks ϕ T1, ϕ T4, and ϕ T16 from 9-bit prescaler (also used for 8-bit timer), and external clock from TI4 pin (also used as PB0 / INT4 pin) and TI67 pin (also used as PB4 / INT6 pin) can be selected. When reset, it will be initialized to <T4CLK1,0> / <T5CLK1,0> =00 to select TI4, TI6 input mode. Counting or stop & clear of the counter is controlled by timer operation control register TRUN<T4RUN>, <T5RUN>.


When clearing is enabled, up-counter UC4/UC5 will be cleared to zero each time it coincides matches the timer register TREG5, TREG7. The "clear enable/disable" is set by T4MOD < CLE > and T5MOD < CLE >.

If clearing is disabled, the counter operates as a free-running counter.

② Timer Registers

These two 16-bit registers are used to set the interval time. When the value of up-counter UC4 / UC5 matches the set value of this timer register, the comparator match detect signal will be active.

Setting data for timer register (TREG4, TREG5 / TREG6 and TREG7) is executed using 2 byte date load instruction or using 1 byte date load instruction twice for lower 8 bits and upper 1 bits in order.



The timer register TREG4/TREG6 make double buffer structure, which are paired with register buffer. The timer control register T45CR<DB4EN, DB6EN> controls whether the double buffer structure should be enabled or disabled. : disabled when <DB4EN, DB6EN>=0, while enabled when <DB4EN, DB6EN>=1.

When the double buffer is enabled, the timing to transfer data from the register buffer to the timer register is at the match between the up-counter (UC4 and UC5) and timer register TREG5 and TREG7.

When reset, it will be initialized to <DB4EN, DB6EN>=0, whereby the double buffer is disabled. To use the double buffer, write data in the timer register, set <DB4E, DB6EN>=1, and then write the following data in the register buffer.


TREG4, TREG6 and register buffer are allocated to the same memory addresses 000030H / 000031H and 000040H / 000041H. When DB4EN, DB6EN>=0, same value will be written in both the timer register and register buffer. When <DB4EN, DB6EN>=1, the value is written into only the register buffer.

Since the timer register is indeterminate after a reset, always write data to higher and lower bits.

③ Capture Register

These 16-bit registers are used to hold the values of the up-counter.

Data in the capture registers should be read by a 2-byte data load instruction or two 1-byte data load instruction, from the lower 8 bits followed by the upper 8 bits.



4 Capture Input Control

This circuit controls the timing to latch the value of up-counter UC4 / UC5 into (CAP1, CAP2 / CAP3, CAP4). The latch timing of capture register is controlled by register T4MOD < CAP12M 1, 0 > / T5MOD < CAP34M 1, 0 > .

- When T4MOD < CAP12M 1, 0 > / T5MOD < CAP34M1, 0 > = 00 Capture function is disabled. Disable is the default on reset.
- When T4MOD < CAP12M1, 0 > / T5MOD < CAP34M1, 0 > = 01

 Data is loaded to CAP1 / CAP3 at the rise edge of TI4 pin (also used as PB0 / INT4) and TI6 pin (also used as PB4 / INT7) input, while data is loaded to CAP2 / CAP4 at the rise edge of TI5 pin (also used as P81 / INT5) and TI7 pin (also used as PB5 / INT7) input. (Time difference measurement)
- When T4MOD < CAP12M1, 0 > / T5MOD < CAP34M1, 0 > = 10
 Data is loaded to CAP1 / CAP3 at the rise edge of TI4 pin / TI6 pin input, while to CAP2 / CAP4 at the fall edge. Only in this setting, interrupt INT4/INT6 occurs at fall edge. (Pulse width measurement)

When T4MOD < CAP12M1, 0 > / T5MOD < CAP34M1, 0 > = 11
 Data is loaded to CAP1 / CAP3 at the rise edge of timer flip-flop TFF1, while to CAP2 / CAP4 at the fall edge.

Besides, the value of up-counter can be loaded to capture registers by software. Whenever "0" is written in T4MOD<CAPIN>/ T5MOD<CAP3IN> the current value of up-counter will be loaded to capture register CAP1/CAP3. It is necessary to keep the prescaler in RUN mode (TRUN<PRRUN> to be "1").

⑤ Comparator

These are 16-bit comparators which compare the up-counter UC4 / UC5 value with the set value of (TREG4, TREG5 / TREG6, TREG7) to detect the match. When a match is detected, the comparators generate an interrupt (INTTR4, INTTR5 / INTTR6, INTTR7) respectively. The up-counter UC4 / UC5 is cleared only when UC4 / UC5 matches TREG5 / TREG7. (The clearing of up-counter UC4 / UC5 can be disabled by setting T4MOD < CLE > / T5MOD < CLE > = 0.)

6 Timer Flip-flop (TFF4 / TFF6)

This flip-flop is inverted by the match detect signal from the comparators and the latch signals to the capture registers. Disable / enable of inversion can be set for each element by T4FFCR < CAP2T4, CAP1T4, EQ5T4, EQ4T4> / T5FFCR < CAP4T6, CAP3T6, EQ7T6, EQ6T6>. TFF4 / TFF6 will be inverted when "00" is written in T4FFCR < TFF4C1,0> / T5FFCR < TFF6C1,0>. Also it is set to "1" when "10" is written, and cleared to "0" when "10" is written. The value of TFF4 can be output to the timer output pin TO4 (also used as PB2) / TO6 (also used as PB6).

Timer Flip-flop (TFF5)

This flip-flop is inverted by the match detect signal from the comparator and the latch signal to the capture register CAP2. TFF5 will be inverted when "00" is written in T4FFCR < TFF5C1,0 >. Also it is set to "1" when "10" is written, and cleared to "0" when "10" is written. The value of TFF5 can be output to the timer output pin TO5 (also used as P82).

Note: This flip-flop (TFF5) is contained only in the 16-bit timer 4

(1) 16-bit Timer Mode

Timer 4 and Timer 5 can be operated independently. Both can be operated all the same, so have shows Timer 4 only.

Generating interrupts at fixed intervals, the interval time is set in the timer register TREG5 to generate the interrupt INTTR5.

```
7 6 5 4 3 2 1 0
         ← - X - 0 - - - -
TRUN
                                     Stop timer 4.
INTET45 ← 1 1 0 0 1 0 0 0
                                     Enable INTTR5 and sets interrupt level 4. Disable
                                     INTTR4.
T4FFCR + 1 1 0 0 0 0 1 1
                                     Disable trigger.
                                     Select internal clock for input and
T4MOD
         ← 0 0 1 0 0 1 * *
                                     disable the capture function.
                                     Set the interval time (16 bits).
TREG5
                                     Start timer 4
TRUN
Note: X; Don't care
                        -; No change
```

(2) 16-bit Event Counter Mode

In 16-bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TI4 pin / TI6 pin input) as the input clock. To read the value of the counter, first perform "software capture" once and read the captured value.

The counter counts at the rise edge of TI4 pin / TI6 pin input.

TI4 pin / TI6 pin can also be used as PB0 / INT4 and PB4 / INT6.

Since both timers operate in exactly the same way, timer 4 is used for the purposes of explanation.

Note: When used as an event counter, set the prescaler in RUN mode.

(3) 16-bit Programmable Pulse Generation (PPG) Output Mode

Timer 4 and Timer 5 can be operated all the same, here shows Timer 4 only.

The PPG mode is obtained by inversion of the timer flip-flop TFF4 that is to be enabled by the match of the up-counter UC4 with the timer register TREG4 or 5 and to be output to TO4 (also used as P82). In this mode, the following conditions must be satisfied.

(Set value of TREG4) < (Set value of TREG5)




Figure 3.9 (11) Programmable Pulse Generation (PPG) Output Waveforms

When the double buffer of TREG4 is enabled in this mode, the value of register buffer 4 will be shifted in TREG4 at match with TREG5. This feature makes easy the handling of low duty waves.




Figure 3.9 (12) Operation of Register Buffer

Shows the block diagram of this mode.




Figure 3,9 (13) Block Diagram of 16-Bit PPG Mode

(4) Application Examples of Capture Function

Timer 4 and Timer 5 can be operated all the same. Here shows Timer 4 only.

The loading of up-counter (UC4) values into the capture registers CAP1 and CAP2, the timer flip-flop TFF4 inversion due to the match detection by comparators CP4 and CP5, and the output of the TFF4 status to TO4 pin can be enabled or disabled. Combined with interrupt function, they can be applied in many ways, for example:

- ① One-shot pulse output from external trigger pulse
- 2 Frequency measurement
- 3 Pulse width measurement
- 4 Time difference measurement

① One-shot Pulse Output from External Trigger Pulse

Set the up-counter UC4 in free-running mode with the internal input clock, input the external trigger pulse from TI4 pin, and load the value of up-counter into capture register CAP1 at the rise edge of the TI4 pin. Then set to T4MOD < CAP12M1, 0 > = 01.

When the interrupt INT4 is generated at the rise edge of FI4 input, set the CAP1 value (c) plus a delay time (d) to TREG4 (= c+d), and set the above set value (c+d) plus a one-shot pulse width (p) to TREG5 (= c+d+p). When the interrupt INT4 occurs the T4FFCR < EQ5T4, EQ4T4 > register should be set that the TFF4 inversion is enabled only when the up-counter value matches TREG4 or TREG5. When interrupt INTTR5 occurs, this inversion will be disabled.





Figure 3.9 (14) One-Shot Pulse Output (with Delay)

Setting example: To output 2ms one-shot pulse with 3ms delay to the external trigger pulse to TI4 pin



When delay time is unnecessary, invert timer flip-flop TFF4 when the upcounter value is loaded into capture register 1 (CAP1), and set the CAP1 value (c) plus the one-shot pulse width (p) to TREG5 when the interrupt INT4 occurs. The TFF4 inversion should be enabled when the up-counter (UC4) value matches TREG5, and disabled when generating the interrupt INTTR5.




Figure 3.9 (15) One-Shot Pulse Output (without Delay)

2 Frequency Measurement

The frequency of the external clock can be measured in this mode. The clock is input through the TI4 pin, and its frequency is measured by the 8-bit timers (Timer 0 and Timer 1) and the I6-bit timer/event counter (Timer 4).

The TI4 pin input should be selected for the input clock of Timer 4. The value of the up-counter is loaded into the capture register CAP1 at the rise edge of the timer flip-flop TFF1 of 8-bit timers (Timer 0 and Timer 1), and into CAP2 at its fall edge.

The frequency is calculated by the difference between the loaded values in CAP1 and CAP2 when the interrupt (INTTO or INTT1) is generated by either 8-bit timer.




Figure 3.9 (16) Frequency Measurement

For example, if the value for the level "1" width of TFF1 of the 8-bit timer is set to 0.5 s. and the difference between CAP1 and CAP2 is 100, the frequency will be 100/0.5 [s]=200[Hz].

3 Pulse Width Measurement

This mode allows to measure the "H" level width of an external pulse. While keeping the 16-bit timer / event counter counting (free-running) with the internal clock input, the external pulse is input through the TI4 pin. Then the capture function is used to load the UC4 values into CAP1 and CAP2 at the rising edge and falling edge of the external trigger pulse respectively. The interrupt INT4 occurs at the falling edge of TI4.

The pulse width is obtained from the difference between the values of CAP1 and CAP2 and the internal clock cycle.

For example, if the internal clock is 0.8 microseconds and the difference between CAP1 and CAP2 is 100, the pulse width will be $100 \times 0.8 \,\mu s = 80 \,\mu s$.




Figure 3.9 (17) Pulse Width Measurement

Note: Only in this pulse width measuring mode (T4MOD < CAP12M1, 0 > = 10), external interrupt INT4 occurs at the falling edge of TI4 pin input. In other modes, it occurs at the rising edge.

The width of "L" level can be measured from the difference between the first C2 and the second C1 at the second INT4 interrupt.

4 Time Difference Measurement

This mode is used to measure the difference in time between the rising edges of external pulses input through TI4 and TI5.

Keep the 16-bit timer / event counter (Timer 4) counting (free-running) with the internal clock, and load the UC4 value into CAP1 at the rising edge of the input pulse to TI4. Then the interrupt INT4 is generated.

Similarly, the UC4 value is loaded into CAP2 at the rising edge of the input pulse to TI5, generating the interrupt INT5.

The time difference between these pulses can be obtained from the difference between the time counts at which loading the up-counter value into CAP1 and CAP2 has been done.




Figure 3.9 (18) Time Difference Measurement

(5) Different Phased Pulses Output Mode

In this mode, signals with any different phase can be outputted by free-running upcounter UC4.

When the value in up-counter UC4 and the value in TREG4 (TREG5) match, the value in TFF4 (TFF5) is inverted and output to TO4 (TO5).

This mode can be used only Timer 4.




Figure 3.9 (19) Phase Output

Cycles (counter overflow time) of the above output waves are listed on table 3.9 (2). The following table shows cycles (counter over flow time) of the above output wave.

	20 MHz	25 MHz		
φ T 1	26.214 ms	20.97 ms		
φ T 4	104.856 ms	83.88 ms		
φ T 16	419.424 ms	335.54 ms		

3.10 Stepping Motor Control / Pattern Generation Port

TMP95C061B contains 2 channels (PG0 and PG1) of 4-bit hardware stepping motor control/pattern generation (herein after called PG) which actuate in synchronization with the (8-bit / 16-bit) timers. The PG (PG0 and PG1) are shared in 8-bit I/O ports 7.

Channel 0 (PG0) is synchronous with 8-bit timer 2 or timer 3, 16-bit timer 5, to update the output.

The PG ports are controlled by control registers (PG01CR) and can select either stepping motor control mode or pattern generation mode. Each bit of the P7 can be used as the PG port.

PG0 and PG1 can be used independently.

All PG operate in the same manner except the following points, and thus only the operation of PG0 will be explained below.




Figure 3.10 (1) PG Block Diagram




Figure 3.10 (2 a) Pattern Generation Control Register (PG01CR)




Figure 3.10 (2 b) Pattern Generation Control Register (PG01CR)

		7	6	5	4	3	2	1	0		
PG0REG	bit Symbol	PG03	PG02	PG01	PG00	SA03	SA02	SA01	SA00		
(004CH)	Read/Write		V	V		R/W					
	After reset	0	0	0	0	Undefined					
	Function	latch regi	ister ng the P7	that is set to read-ou	to the \	Shift alte For the P		ister 0 1-bit write	register		

Prohibit Read modify write

Figure 3.10 (3) Pattern Generation (Register (PGOREG)

		7	6	5 4	3	2(//: \ 1	0			
PG1REG	bit Symbol	PG13	PG12	PG1 PG10	0 SA13	SA12 SA11	SA10			
(004DH)	Read/Write		V	N		R/W				
	After reset	0	0	0 0		Undefined				
	Function	latch regi Readir	ister ng the R7	that is set to the		Shift alternate register 1 For the PG mode (4-bit write) register				

Prohibit Read modify write

Figure 3.10 (4) Pattern Generation 1 Register (PG1REG)

		7	6	5	4	3	2	1	0
T45CR	bit Symbol	_				PG1T	PG0T	DB6EN	DB4EN
(003AH)	Read/Write	R/W					R/	W	,
	After reset	0				0	0	9	0
	Function	Fix at "0" Always read as "0"				0:8-bit timer trigger 3 (timer2, 3)	PG0 Shift trigger 0:8-bit timer trigger 1 (timer0,1) 1:16bit timer trigger (timer4)	Double bu 1: Enable Double buffer of TREG6	
					DB6EN : EDB4EN : E	Double but Double but Double but Double but Pouble but Double but	fer controple fer of TRE fer of T	gger (times gger (er 4)
	F	igure 3.	10 (5) 16	5-bit Tim	er Trigge	er Contro	l Registe	er (T45CR	3)
	\rightarrow	4							




Figure 3.10 (6) Connection of Timer and Pattern Generator


(1) Pattern Generation Mode

PG functions as a pattern generation according to the setting of PG01CR < PAT1>. In this mode, writing from CPU is executed only on the shifter alternate register. Writing a new data should be done during the interrupt operation of the timer for shift trigger and a pattern can be output, synchronous with the timer.

In this mode, set PG01CR < PG0M > to 1, and PG01CR < CCW0 > to 0.

The output of this pattern generator is output to port 7, since port and functions can be switched on a bit basis using port 7 function control register P7FC, any port pin can be assigned to pattern generator output.

Figure 3.10 (7) shows the block diagram of this mode.



Example of pattern generation mode





Figure 3.10 (7) Pattern Generation Mode Block Diagram (PG0)


In this pattern generation mode, only writing the output latch is disabled by hardware, but other functions do the same operation as 1-2 excitation in stepping motor control port mode. Accordingly, the data shifted by trigger signal from a timer must be written before the next trigger signal is output.

(2) Stepping Motor Control Mode

① 4-phase 1or 2 Excitation

Figure 3.10 (8) and Figure 3.10 (9) show the output waveforms of 4-phase 1 excitation and 4-phase 2 excitation, respectively when channel 0 (PG0) is selected.





② Reverse Rotation

Figure 3.10 (8) Output Waveforms of 4-Phase 1 Excitation (Normal Rotation and Reverse Rotation)

010289




Figure 3.10 (9) Output Waveforms of 4-Phase 2 Excitation (Normal Rotation)

The operation when channel 0 is selected is explained below.

The output latch of PGO (also used as P7) is shifted at the rising edge of the trigger signal from the timer to be output to the port.

The direction of shift is specified by PG01CR < CCW0 > : Normal rotation $(PG00 \rightarrow PG01 \rightarrow PG02 \rightarrow PG03)$ when < CCW0 > : set to "0"; reverse rotation $(PG00 \leftarrow PG01 \leftarrow PG02 \leftarrow PG03)$ when "1". 4-phase 1 excitation will be selected when only one bit is set to "1" during the initialization of PG, while 4-phase 2 excitation will be selected when two consecutive bits are set to "1".

The value in the shift alternate registers are ignored when the 4-phase 1 or 2 excitation mode is selected.

Figure 3.10 (10) shows the block diagram.





Figure 3.10 (10) Block Diagram of 4-Phase 1 or 2 Excitation (Normal Rotation)


2 4-Phase 1-2 Excitation

Figure 3.10 (11) shows the output waveforms of 4-phase 1-2 excitation when channel 0 is selected.



Note: bn denotes the initial value PGOREG

b7 b6 b5 b4 b3 b2 b1 b0



② Reverse Rotation

Figure 3.10 (11) Output Waveforms of 4-Phase 1-2 Excitation (Normal Rotation and Reverse Rotation)

The initialization for 4-phase 1-2 excitation is as follows.

By rearranging the initial value "b7 b6 b5 b4 b3 b2 b1 b0" to "b7 b3 b6 b2 b5 b1 b4 b0", the consecutive 3 bits are set to "1" and other bits are set to "0" (positive logic).

For example, if b7, b3, and b6 are set to "1", the initial value becomes "11001000", obtaining the output waveforms as shown in Figure 3.10 (11).

To get an output waveform of negative logic, set values 1's and 0's of the initial value should be inverted. For example, to change the output waveform shown in Figure 3.10 (11) into negative logic, change the initial value to "00110111".

The operation will be explained below for channel 0.

The output latch of PGO (shared by P7) and the shifter alternate register (SAO) for Pattern Generation are shifted at the rising edge of trigger signal from the timer to be output to the port. The direction of shift is set by PGOICR < CCWO >.




Figure 3.10 (12) Block Diagram of 4-Phase 1-2 Excitation (Normal Rotation)

is showing to shift the signal at the rising edge of trigger signal from the timer.

Setting example: To drive channel 0 (PG0) by 4-phase 1-2 excitation (normal rotation) when timer 0 is selected, set each register as follows.

```
7 6 5 4 3 2 1 0
        ← - X - - - - 0
TRUN
                                  Stop timer 0, and clear it to zero.
TMOD
        ← 0 0 X X - - 0 1
                                  Set 8-bit timer mode and select &T1 as the input clock of timer 0.
TFFCR
       ← X X X 0 1 0 1 0
                                  Clear TFF1 to zero and enable the inversion trigger by timer 0.
                                  Set the cycle in timer register.
TREG0
P7CR
                                  Set P70 to P73 bits to the output mode.
        ← - - - - 1 1 1 1
P7FC
                                  Set P70 to P73 bits to the PG output.
PG01CR ← - - - 0 0 1 1
                                  Select PG0 4-phase 1-2 excitation mode and normal rotation.
PGOREG ← 1 1 0 0 1 0 0 0
                                  Set an initial value.
TRUN
       ← 1 X - - - - 1
                                   Start timer 0.
    Note: X; Don't care -; No change
```

Trigger Signal From Timer

(3)

The trigger signal from the timer which is used by PG is not equal to the trigger signal of timer flip-flop (TFF1, TFF3, TFF4, TFF5, and TFF6) and differs as shown in Table 3.10 (1) depending on the operation mode of the timer.

Table 3 10 (1) Select of Trigger Signal

		TFF1 inversion	PG shift
	8-bit timer mode	Selected by TFFCR <ff1is> when the up counter value matches TREGO or TREG1 value.</ff1is>	—
/ ~ /	16-bit timer mode	When the up-counter value matches with both TREGO and TREGO values (The value of up-counter = TREGO**	—
///	PPG output mode	When the up-counter value matches with both TREG0 and TREG1	When the up-counter value matches TREG1 value (PPG cycle)
	PWM output mode	When the up-counter value matches TREG0 value and PWM cycle.	Trigger signal for PG is not generated.

Note: To shift PG, TFFCR < FF1IE > must be set to "1" to enable TFF1 inversion.

Channel 1 of PG can be synchronized with the 16-bit timer Timer 4 / Timer 5. In this case, the PG shift trigger signal from the 16-bit timer is output only when the upcounter UC4 / UC5 value matches TREG5 / TREG7.

When using a trigger signal from Timer4, set either T4FFCR<EQ5T4> or T4MOD <EQ5T5> to "1" and a trigger is generated when the value in UC4 and the value in TREG5 match. When using a trigger signal from Timer5, set T5FFCR<EQ7T6>to 1. Generates a trigger when the value in UC5 and the value in TREG7 match.

(4) Application of PG and Timer Output

As explained "Trigger signal from timer", the timing to shift PG and invert TFF differs depending on the mode of timer. An application to operate PG while operating an 8-bit timer in PPG mode will be explained below.

To drive a stepping motor, in addition to the value of each phase (PG output), synchronizing signal is often required at the timing when excitation is changed over. In this application, port 7 is used as a stepping motor control port to output a synchronizing signal to the TO1 pin (shared by PA2).





Figure 3.10 (13) Output Waveforms of 4-Phase 1 Excitation

```
Setting example:
             7 6 5 4 3 2 1 0
                                            Stop timer 0, and clear it to zero.
  TRUN
  T01MOD \leftarrow 1\sim0 X X X \overset{\checkmark}{X} 0 1
                                            Set timer 0 and timer 1 in PPG output mode and select
                                            Enable TFF1 inversion and set TFF1 to "1".
  TFFCR
          Set the duty of TO1 to TREGO.
  TREGO
                                            Set the cycle of TO1 to TREG1.
  TREG1
  PACR
            XXXX
                        - 1
                                            Assign PA2 as TO1.
  PAFC
          ← X X X X
  P7CR
                                          } Assign P70 to 73 as PG0.
  P7FC
                                            Set PG0 in 4-phase 1-step excitation mode.
  PG01CR ← - - - - 0 0 0 1
  PGOREG ← * * * * * *
                                            Set an initial value.
          ← 1 X - - - - 1 1
                                            Start timer 0 and timer 1.
  TRUN
       Note: X; Don't care
                                -; No change
```


3.11 Serial Channel

TMP95C061B contains 2 serial Input/Output channels. The serial channel has the following operation modes.



In mode 1 and mode 2, a parity bit can be added. Mode 3 has wake-up function for making the master controller start slave controllers in serial link (multi-controller system).

Figure 3.11 (1) shows the data format (for one frame) in each mode.



The serial channel has a buffer register for transmitting and receiving operations, in order to temporarily store transmitted or received data, so that transmitting and receiving operations can be done independently (full duplex).

However, in I/O interface mode, SCLK (serial clock) pin is used for both transmission and receiving, the channel becomes half-duplex.

The receiving data register is of a double buffer structure to prevent the occurrence of overrun error and provides one frame of margin before CPU reads the received data. The receiving data register stores the already received data while the buffer register receives the next frame data.

By using $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ (there is no $\overline{\text{RTS}}$ pin, so any 1 port must be controlled by software), it is possible to halt data send until the CPU finishes reading receive data every time a frame is received. (Handshake function)

In the UART mode, a check function is added not to start the receiving operation by error start bits due to noise. The channel starts receiving data only when the start bit is detected to be normal at least twice in three samplings.

When the transmission buffer becomes empty and requests the CPU to send the next transmission data, or when data is stored in the receiving data register and the CPU is requested to read the data, INTTX or INTRX interrupt occurs. Besides, if an overrun error, parity error, or framing error occurs during receiving operation, flag SCOCR / SC1CR < OERR, PERR, FERR > will be set.

The serial channel 0/1 includes a special baud rate generator, which can set any baud rate by dividing the frequency of 4 clocks (ϕ T0, ϕ T2, ϕ T8, and ϕ T32) from the internal prescaler (shared by 8-bit (16-bit timer) by the value 1 to 16 (2 to 16 in the channel 1).

In addition to the clock from the internal band rate generator, an arbitrary band rate can be obtained from the external input clock (SCLK0) in the serial channel 0. Moreover, in I/O interface mode, a sync signal (SCLK) can be input and data transfer performed using this external clock.

3.11.1 Control Registers

The serial channel is controlled by 3 control registers SCOCR, SCOMOD and BROCR. Transmitted and received data are stored in register SCOBUF.






Figure 3.11 (2) Serial Mode Control Register (channel 0, SC0MOD)





Figure 3.11 (3) Serial Control Register (channel 0, SCOCR)

testing instruction.



Note: · Set TRUN < PRRUN > to "1" when the band rate generator is used.

The baud rate generator frequency can be divided by 1 in UART mode only. Do not use this setting in 1/O interface mode.

Don't read from or write to BROCR register during sending or receiving.

Figure 3.11 (4) Baud Rate Generator Control Register (channel 0, BROCR)




Figure 3.11 (5) Serial Transmission / Receiving Buffer Registers (channel 0, SCOBUF)




Figure 3.11 (6) Serial Mode Control Register (Channel 1, SC1MOD)





Figure 3.11 (7) Serial Control Register (Channel 1, SC1CR)



Note: To use baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN mode.

· Don't read from or write to BR1CR register during sending or receiving.

Figure 3.11 (8) Baud Rate Generator Control Register (channel 1, BR1CR)




Figure 3.11 (9) Serial Transmission / Receiving Buffer Registers (channel 1, SC1BUF)




Figure 3.11 (11) Port 8 Open Drain Enable Register (ODE)

3.11.2 Configuration

Figure 3.11 (12) shows the block diagram of the serial channel 0. Serial clock generation circuit External Clock (SCLK0) BROCR < BROCK 1, 0 > TO2TRG (Timer 2 comparator output) | | <BR0§3:0> lector Selecto φ**Τ0** SIOCLK) φ**T2** φ**Τ8** Sel φ**T32** Baud rate -**SCOMOD** SCOMOD generator ≼swi1, o≯ <SC1, 0> ϕ 1 (fc/2) ector I/O interface mode SCLK0 □ (Shared by P82) SCOMOD <1005> SCLK0 □ INTRXO INTTXO (Shared by P82) SCOMOD Serial channel Transmission Receive counter interrupt counter (UART only ÷ 16) (UART only ÷ 16) control TXDCLK **SCOMOD** Transmission Receive control CTS0 control SCOCR <PE> <EVEN> (Shared by P82) SCOMOD<CTSE> Parity control RxD0 □-Receive buffer1(Shift register) (Shared by P91) Error flag **≻**□ TxD0 RB8 Receive buffer2 (SC0BUF) TB8 Transmission buffer (SC0BUF) (Shared by P80) <OERR><PERR><FERR> Internal bus : There isn't in channel 1.

Figure 3.11 (12) Block Diagram of the Serial Channel 0




Figure 3.11 (13) shows the block diagram of the serial channel 1.

Baud Rate Generator

Baud rate generator comprises a circuit that generates transmission and receiving clocks to determine the transfer rate of the serial channel.

The input clock to the baud rate generator, ϕ T0 (4/fc), ϕ T2 (16/fc), ϕ T8 (64/fc), or ϕ T32 (256/fc) are generated by the 9-bit prescaler which is shared by the timers. One of these input clocks is selected by the baud rate generator control register bit <BR0CK1/0>/<BR1CK1.0> of BR0CR/BR1CR.

The baud rate generator includes a 4-bit frequency divider, which divides frequency by 1 to 16 values (2 to 16 in the channel 1) to determine the transfer rate.

How to calculate a transfer rate when the baud rate generator is used is explained below.

• UART mode

• I/O interface mode

Therelation of source clock and input clock is as below,

$$\phi T0 = 4/\text{fc}$$
 $\phi T2 = 16/\text{fc}$
 $\phi T8 = 64/\text{fc}$
 $\phi T32 = 256/\text{fc}$

Accordingly, when source clock fc is 12.288 MHz, input clock is ϕ T2 (16/fc), and frequency divisor is 5, the transfer rate in UART mode becomes as follows:

Baud rate =
$$\frac{\text{fc/16}}{5}$$
 ÷ 16
= 12.288×10⁶/16/5/16=9600 (bps)

Table 3.11 (1) shows an example of the transfer rate in UART mode.

Also with 8-bit timer 2, the serial channel can get a transfer rate. Table 3.11 (2) shows an example of baud rate using timer 2.

Moreover, the external clock input can also be used as the serial clock. The baud rate in this case is determined as follows.

Baud Rate = external clock input ÷ 16

Table 3.11 (1) Selection of Transfer Rate (1) (When Baud Rate Generator Is Used)

					Unit (Kbps)
fc [MHz]	Input clock Frequency divisor	φT0 (4/fc)	φT2 (16/fc)	¢T8 (64/fc)	φT32 (256/fc)
9.830400	2	76.800	19.200	4.800	1.200
1	4	38.400	9.600	2.400	0.600
1	8	19.200	4.800	1,200	0.300
1	16	9.600	2.400	0.600	0.150
12.288000	5	38.400	9.600	2.400	0.600
1	А	19.200	4.800	1.200	0.300
14.745600	3	76.800	19.200	4.800	1.200
1	6	38.400	9.600	2.400	0.600
<u></u>	С	19.200	4.800	1.200	0.300

Note1: Transfer rate in I/O interface mode is 8 times as fast as the values given in the above table.

Table 3.11 (2) Selection of Transfer Rate (1) (When timer 2 (input Clock ϕ T1) is used)

		() ()			с (терь)
TREG2 fc	12.288 MHz	12 MHz	9.8304 MHz	8 MHz	6.144 MHz
1H	96		76.8	62.5	48
2H	48	\langle	38.4	31.25	24
3H	32	31.25			16
4H	(24/	<	19.2		12
5H	19.2	, (7)			9.6
8H <			9.6		6
АН	9.6				4.8
10H	6		4.8		3
14H	4.8				2.4
14H	4.8				2.4

How to calculate the transfer rate (when timer 2 is used):

Transfer rate =
$$\frac{fc}{TREG2 \times 8 \times 16}$$

— (When Timer 2 (input clock ϕ T1) is used)

Input clock of Timer 2 ϕ T1 = 8/fc ϕ T4 = 32/fc ϕ T16 = 128/fc

Note1: Timer 2 match detect signal cannot be used as the transfer clock in I/O interface mode.

2 Serial Clock Generation Circuit

This circuit generates the basic clock for transmitting and receiving data.

1) In I/O interface mode

When in SCLK output mode with the setting of SCOCR/SC1CR < IOC > = "0", the basic clock will be generated by dividing by 2 the output of the baud rate generator described before. When in SCLK input mode with the setting of SCOCR/SC1CR < IOC > = "1", the rising edge or falling edge will be detected according to the setting of SCOCR/SC1CR < SCLKS > register to generate the basic clock.

2) In universal asynchronous receiver transmitter (UART) mode

Basic clock SIOCLK is selected from one of the following depending on the setting of the <SC1, 0>bits of the SC0MOD or SC1MOD register: the clock from the baud rate generator, internal clock ϕ 1 (500Kbps at fc=16 MHz), a match detect signal from timer 2 or an external clock (channel 0 only).

③ Receiving Counter

The receiving counter is a 4-bit binary counter used in asynchronous communication (UART) mode and counts up by SIOCLK clock. 16 pulses of SIOCLK are used for receiving 1 bit of data, and the data bit is sampled three times at 7th, 8th and 9th clock)

With the three samples, the received data is evaluated by the rule of majority.

For example, if the sampled data bit is "1", "0" and "1" at 7th, 8th and 9th clock respectively, the received data is evaluated as "1". The sampled data "0", "0" and "1" is evaluated that the received data is "0".

Receiving Control

1) I/O interface mode

When in SCLK output mode with the setting of SC0CR/SC1CR < IOC > = "0", RxD0/1 signal will be sampled at the rising edge of shift clock which is output to SCLK0/1 pin.

When in SCLK input mode with the setting SC0CR/SC1CR < IOC > = "1" RxD0/1 signal will be sampled at the rising edge or falling edge of SCLK input according to the setting of SC0CR/SC1CR < SCLKS > register.

2) Asynchronous communication (UART) mode

The receiving control has a circuit for detecting the start bit by the rule of majority. When two or more "0" are detected during 3 samples, it is recognized as start bit and the receiving operation is started.

Data being received are also evaluated by the rule of majority.

⑤ Receiving Buffer

To prevent overrun error, the receiving buffer has a double buffer structure.

Received data are stored one bit by one bit in the receiving buffer 1 (shift register type). When 7 bits or 8 bits of data is stored in the receiving buffer 1, the stored data are transferred to another receiving buffer 2 (SC0BUF / SC1BUF), generating an interrupt INTRX0 / INTRX1. The CPU reads only receiving buffer 2 (SC0BUF / SC1BUF). Even before the CPU reads the receiving buffer 2 (SC0BUF / SC1BUF), the received data can be stored in the receiving buffer 1. However, unless the receiving buffer 2 (SC0BUF / SC1BUF) is read before all bits of the next data are received by the receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of the receiving buffer 1 will be lost, although the contents of the receiving buffer 2 and SC0CR < RB8 > / SC1CR < RB8 > is still preserved. Reading data from receive data buffer 2 (SC0BUF / SC1BUF) clears interrupt request flags INTRX0 < IRX0C > and INTRX1 < IRX1C >.

The parity bit added in 8-bit UART mode and the most significant bit (MSB) in 9-bit UART mode are stored in SCOCR<RB8>/SC1CR<RB8>.

When in 9-bit UART mode, the wake-up function of the slave controllers is enabled by setting SC0MOD<WU>/ SC1MOD<WU> to "1", and interrupt INTRX0/INTRX1 occurs only when SC0CR<RB8>/SC1CR<RB8> is set to "1".

(6) Transmission Counter

Transmission counter is a 4-bit binary counter which is used in asynchronous communication (UART) mode and, like a receiving counter, counts by SIOCLK clock, generating TxDCLK every 16 clock pulses.



Figure 3.11 (14) Generation of Transmission Clock

Transmission Controller

1) I/O interface mode

In SCLK output mode with the setting of SC0CR/SC1CR < IOC > = "0", the data in the transmission buffer are output bit by bit to TxD0/1 pin at the rising edge of shift clock which is output from SCLK0/1 pin.

In SCLK input mode with the setting of SC0CR/SC1CR<IOC>="1", the data in the transmission buffer are output bit by bit to TxD0/1 pin at the rising edge or falling edge of SCLK input according to the setting of SC0CR/SC1CR<SCLKS> register.

2) Asynchronous communication (UART) mode


When transmission data are written in the transmission buffer sent from the CPU, transmission starts at the rising edge of the next TxDCLK, generating a transmission shift clock TxDSFT.

Handshake function

Serial channel 0 has a $\overline{\text{CTS0}}$ pin. Using this pin, data can be sent in units of one frame; thus, overrun errors can be avoided. The handshake function is enabled/disabled by SC0MOD<CTSE>.

When the CTSO pin goes high, after completion of the current data send, data send is halted until the CTSO pin goes low again. The INTTXO Interrupts are generated, requests the next send data to the CPU.

Though there is no RTS pin, a handshake function can be easily configured by setting any port assigned to the RTS function. The RTS should be output "High" to request data send halt after data receive is completed by a software in the RXD interrupt routine.



Note 1: If the CTS signal rises during transmission, the next data is not sent after the completion of the current transmission.

Note 2: Transmission starts at the first TxDCLK clock fall after the CTS signal falls.

Figure 3.11 (16) Timing of CTS (Clear to send)

(8) Transmission Buffer

Transmission buffer (SC0BUF / SC1BUF) shifts out and sends the transmission data written from the CPU from the least significant bit (LSB) in order, using transmission shift clock TxDSFT which is generated by the transmission control. When all bits are shifted out, the transmission buffer becomes empty and generates INTTX0 / INTTX1 interrupt.

Parity Control Circuit

When serial channel control register SC0CR < PE > ISC1CR < PE > is set to "1", it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART or 8-bit UART mode. With SC0CR < EVEN > / SC1CR < EVEN > register, even (odd) parity can be selected.

For transmission, parity is automatically generated according to the data written in the transmission buffer (SC0BUF/SC1BUF), and data are transmitted after being stored in SC0BUF<TB7>/ SC1BUF<TB7> when in 7-bit UART mode while in SC0MOD <TB8>/ SC1BUF<TB8> when in 8-bit UART mode. <PE> and <EVEN> must be set before transmission data are written in the transmission buffer.

For receiving, data are shifted in the receiving buffer 1, and parity is added after the data are transferred in the receiving buffer 2 (SC0BUF / SC1BUF), and then compared with SC0BUF < RB7 > / SC1BUF when in 7-bit UART mode and with SC0CR < RB8 > / SC1CR when in 8-bit UART mode. If they are not equal, a parity error occurs, and SC0CR < PERR > / SC1CR < PERR > flag is set.

Error Flag

Three error flags are provided to increase the reliability of receiving data.

1. Overrun error <OERR>

If all bits of the next data are received in receiving buffer 1 while valid data are stored in receiving buffer 2 (SCBUF0/1), an overrun error will occur.

2. Parity error < PERR>

The parity generated for the data shifted in receiving buffer 2 (SCBUF0/1) is compared with the parity bit received from RxD0/1 pin. If they are not equal, a parity error occurs.

3. Framing error < FERR>

The stop bit of received data is sampled three times around the center. If the majority is "0", a framing error occurs.

① Generating Timing

1) UART mode

Receiving

Mode	9 Bit	8 Bit + parity	8 Bit, 7 Bit + parity, 7 Bit
Interrupt timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit
Framing error timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error timing	_	Center of last bit (parity bit)	
Overrun error timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit

Transmitting

Mode	9 Bit	8 Bit + parity	8 Bit, 7 Bit + parity, 7 Bit
Interrupt timing	Just before stop bit is transmitted	4	+

2) I/O interface mode

Transmission Interrupt timing	SCLK output mode	Immediately after rise of last SCLK signal. (See figure 3.11 (19).)
	SCLK input mode	Immediately after rise of last SCLK signal (rising mode), or immediately after fall in falling mode. (See figure 3.11 (20).)
Receiving Interrupt timing	SCLK output mode	Timing used to transfer received data to data receive buffer 2 (SCOBUF/SC1BUF) (that is, immediately after last SCLK). (See figure 3.11 (21).)
	SCLK input mode	Timing used to transfer received data to data receive buffer 2 (SCOBUF/SC1BUF) (that is, immediately after last SCLK). (See figure 3.11 (22).)

3.11.3 Operational Description

(1) Mode 0 (I/O interface mode)

This mode is used to increase the number of I/O pins of for transmitting or receiving data to or from the external shifter register.

This mode includes SCLK output mode to output synchronous clock (SCLK) and SCLK input mode to input external synchronous clock SCLK.




Figure 3.11 (18) Example of SCLK Output Mode Connection




Figure 3./11(19) Example of SCLK Input Mode Connection

① Transmission

In SCLK output mode, 8-bit data and synchronous clock are output from TxD0/1 pin and SCLK0/1 pin, respectively, each time the CPU writes data in the transmission buffer. When all data is output, INTESO<ITX0C> / INTES1<ITX1C> will be set to generate INTTX0/1 interrupt.




Figure 3.11 (19) Transmitting Operation in 1/O Interface Mode (SCLK Output Mode)

In SCLK input mode, 8-bit data are output from TxD0/1 pin when SCLK input becomes active while data are written in the transmission buffer by CPU.

When all data are output, INTESO<ITX0C>/INTES1<ITX1C> will be set to generate INTTX0/1 interrupt.




Figure 3.11 (20) Transmitting Operation in I/O Interface Mode (SCLK Input Mode)

2 Receiving

In SCLK output mode, synchronous clock is outputted from SCLK0/1 pin and the data are shifted in the receiving buffer 1 whenever the receive interrupt flag INTES0<IRX0C>/INTES1<IRX1C> is cleared by reading the received data. When 8-bit data are received, the data will be transferred in the receiving buffer 2 (SC0BUF/SC1BUF) at the timing shown below, and INTES0<IRX0C> / INTES1<IRX1C> will be set again to generate INTRX0/1 interrupt.




Figure 3.11 (21) Receiving Operation in I/O Interface Mode (SCLK Output Mode)

In SCLK input mode, the data is shifted in the receiving buffer 1 when SCLK input becomes active while the receive interrupt flag INTESO<IRX0C>/INTESI<IRX1C> is cleared by reading the received data. When 8-bit data is received, the data will be shifted in the receiving buffer 2 (SC0BUF/SC1BUF) at the timing shown below, and INTESO<IRX0C> /INTESI<IRX1C> will be set again to generate INTRX0/1 interrupt.




Figure 3.11 (22) (Receiving Operation in I/O Interface Mode (SCLK Input Mode)

Note: For data receiving, the system must be placed in the receive enable state (SC0MOD/SC1MOD < RXE > = "1")

(2) Mode 1 (7-bit UART Mode)

7-bit mode can be set by setting serial channel mode register SC0MOD <SM1,0>/ SC1MOD <SM1,0> to "01".

In this mode, a parity bit can be added, and the addition of a parity bit can be enabled or disabled by serial channel control register SCOCR<PE>/SCICR<PE>, and even parity or odd parity is selected by SCOCR < EVEN > / SCICR < EVEN > when < PE > is set to "1" (enable).

Setting example: When transmitting data with the following format, the control registers should be set as described below. Channel 0 is explained here.



```
7 6 5 4 3 2 1 0
        ← X X - - - - 1
P8CR
                               Select P80 as the TxD0 pin.
P8FC
       ← X X - X - - X 1
                                  Set 7-bit UART mode.
SCOMOD \leftarrow X 0 - X 0 1 0 1
SCOCR + X 1 1 X X X 0 0
                                  Add an even parity
                                  Set transfer rate at 2400 bps.
BROCR + 0 X 1 0 0 1 0 1
                                  Start the prescaler for the band rate generator.
TRUN
       ← 1 X - - - - -
                                  Enable INTTX0 interrupt and set interrupt level 4.
INTES0 ← 1 1 0 0 - - -
SC0BUF ← * * *
                                  Set data for transmission.
                              -; No change
    Note: X; Don't care
```

(3) Mode 2 (8-bit UART Mode)

8-bit UART mode can be specified by setting SC0MOD<SM1,0> / SC1MOD <SM1,0> to "10". In this mode, parity bit can be added, the addition of a parity bit is enabled or disabled by SC0CR<PE>/SC1CR<PE>, and even parity or odd parity is selected by SC0CR<EVEN>/SC1CR<EVEN> when <PE> is set to "1" (enable).

Setting example: When receiving data with the following format, the control register should be set as described below.



Main setting

7 6 5 4 3 2 1 0 P8CR ← X X 0 - SCOMOD ← - 0 1 X 1 0 0 1 SCOCR ← X 0 1 X X X 0 0 BROCR ← 0 X 0 1 0 1 0 1 TRUN ← 1 X INTESO ← 1 1 0 0 Interrupt processing	Select P81 (RxD0) as the input pin. Enable receiving in 8-bit UART mode. Add an odd parity. Set transfer rate at 9600 bps. Start the prescaler for the baud rate generator. Enable INTRX0 interrupt and set interrupt level 4.
Acc ← SCOCR AND 00011100 if Acc ≠ 0 then ERROR Acc ← SCOBUF	Check for error. Read the received data.
Note: X; Don't care	-; No change


(4) Mode 3 (9-bit UART Mode)

9-bit UART mode can be specified by setting SCOMOD < SM1,0 > /SC1MOD < SM1,0 > to "11". In this mode, parity bit cannot be added.

For transmission, the MSB (9th bit) is written in SC0MOD <TB8>/SC1MOD <TB8>, while in receiving it is stored in SC0CR <RB8>/SC1CR <RB8>. For writing and reading the buffer, the MSB is read or written first then SC0BUF / SC1BUF.

Wake-up function

In 9-bit UART mode, the wake-up function of slave controllers is enabled by setting SC0MOD<WU>\SC1MOD<WU> to "1". The interrupt INTRX0 / INTRX1 occurs only when <\RB8> = 1.




Note: TxD pin of the slave controllers must be in open drain output mode.

Figure 3.11 (23) Serial Link Using Wake-Up Function

Protocol

- ① Select the 9-bit UART mode for the master and slave controllers.
- ② Set SC0MOD<WU>/ SC1MOD<WU> bit of each slave controller to "1" to enable data receiving.
- The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (bit 8) < TB8 > is set to "1".




- Each slave controller receives the above frame, and clears WU bit to "0" if the above select code matches its own select code.
- The master controller transmits data to the specified slave controller whose SC0MOD<WU>/SC1MOD<WU> bit is cleared to "0". The MSB (bit 8)<TB8> is cleared to "0".



6 The other slave controllers (with the <WU> bit remaining at "1") ignore the receiving data because their MSBs (bit 8 or <RB8>) are set to "0" to disable the interrupt INTRX0/INTRX1.

The slave controllers (WU=0) can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.

To link two slave controllers serially with the master controller, and Setting example: use the internal clock $\phi 1$ as the transfer clock.



Since serial channels 0 and 1 operate in exactly the same way, channel 0 is used for the purposes of explanation.

Setting the master controller

Main

P8CR
$$\leftarrow$$
 X X - - - - 0 1
P8FC \leftarrow X X - X - X X 1

P8FC
$$\leftarrow$$
 X X - X - X X 1

Select P80 as TxD0 pin and P81 as RxD0 pin.

Enable INTTX0 and set the interrupt level 4.

Enable INTTX0 and set the interrupt level 5.

Set ϕ 1 as the transmission clock in 9-bit UART mode.

Set the select code for slave controller 1.

INTTX0 interrupt

Sets TB8 to "0".

Set data for transmission.

Setting the slave controller 2

Majn-

INTESO ← 1 1 0 4 1 1 1 0

SCOMOD ← 0 0 1 1 1 1 1 0

Select P81 as RxD0 pin and P80 as TxD0 pin (open drain output).

Enable INTRX0 and INTTX0.

Set <WU> to "1" in the 9-bit UART transmission mode with transfer clock ϕ 1 (fc/2).

INTRX0 interrupt

Then
$$SCOMOD \leftarrow - - - 0 - - - - Clear < WU > to "0".$$

3.12 Analog / Digital Converter

TMP95C061B contains an analog / digital converter (A/D converter) with 4-channel analog input that features 10-bit successive approximation.

Figure 3.12 (1) shows the block diagram of the A/D converter. 4-channel analog input pins (AN3 to AN0) are shared by input-only port P9 and so can be used as input port.




Figure 3.12 (1) Block Diagram of A/D Converter

Note1: This A/D converter does not have a built-in sample and hold circuit.

Therefore, when A/D converting high-frequency signals, connect a sample and hold circuit externally.

Note2: To lower the power supply current in IDLE or STOP mode, depending on the timing, standby mode can be entered with the internal comparator in enable state. Thus, stop A/D conversion before executing the HALT instruction. ADMOD<ADCS> set the "0".

The ladder resister between V_{REF} (V_{REFH})-AGND (V_{REFL}) cannot be disconnected internally.




Figure 3.12 (2) A/D Control Register

	· -								
		7	6	5	4	3	2	1	0
ADREGOL (0060H)	bit Symbol	ADR01	ADR00					7	
(0000)	Read/Write				R	₹		>/	
	After reset	Unde	fined	1	1	1	1	(1)	_1
	Function	Lower 2 b	its of A/D re	esult for AN	0 are stored	d.) j~
		7	6	5	4	3	((2	> 1	0
ADREG0H (0061H)	bit Symbol	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
(000111)	Read/Write				R	3			
	After reset				Unde	fined			12
	Function	Upper 8 b	its of A/D re	esult for AN	0 are stored	d.			4

ADREG1L (0062H)

									_
	7	6	5	4	3	2	(C)	0	
bit Symbol	ADR11	ADR10			* //			7	
Read/Write				R		(0	70		
After reset	Unde	fined		1	1	$\sqrt{}$		1	
Function	Lower 2 b	its of A/D 1	esult for	AN1 are stored.					

ADREG1H (0063H)

	7	(6)	<u>5</u>	4 \(\) 3	2	1	0		
bit Symbol	ADR19	ADR18	ADR17	ADR16 ADR15	ADR14	ADR13	ADR12		
Read/Write		R							
After reset		// 5)		Undefined					
Function	Upper 8 b	its of A/D re	sult for AN	11 are stored.					

Figure 3.12 (3-1) A/D Conversion Result Register (ADREGO, 1)

		7	6	5	4	3	2	1	0		
ADREG2L (0064H)	bit Symbol	ADR21	ADR20					7			
(000411)	Read/Write				F	1					
	After reset	Unde	fined	1	1	1	1	1	1		
	Function	Lower 2 b	wer 2 bits of A/D result for AN2 are stored.								
		7	6	5	4	3	(2) 1	0		
ADREG2H (0065H)	bit Symbol	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22		
(000311)	Read/Write		R								
	After reset	After reset Undefined									
	Function	Upper 8 b	its of A/D r	esult for AN	12 are stored	d.	\rightarrow				
				:			/				
ADDECSI		7	6	5	4	3	2		0		
ADREG3L (0066H)	bit Symbol	ADR31	ADR30				\rightarrow				
	Read/Write			. (t	-(Q)	<u> </u>			
	After reset	Unde			1	1	1,	<u> </u>	1		
	Function	Lower 2 b	its of A/D r	esult for AN	13 are stored	d. //					
		7	6	5	4	√ 3	2	1	0		
ADREG3H (0067H)	bit Symbol	ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32		
(300711)	Read/Write		3)								
	After reset	\sim ((// 5)		Unde	fined					
	Function /	Upper 8 b	its of A/D r	esult for AN	3 are store	d.					

Figure 3.12 (3-2) A/D Conversion Result Register (ADREG2, 3)

3.12.1 Operation

(1) Analog Reference Voltage

High analog reference voltage is applied to the VREF (V_{REFH}) pin, and the low analog reference voltage is applied to AGND (V_{REFL}) pin.

The reference voltage between VREF (V_{REFH}) and AGND (V_{REFL}) is divided by 1024 using ladder resistance, and compared with the analog input voltage for A/D conversion.

(2) Analog Input Channels

Analog input channel is selected by ADMOD < ADCH1,0 >. However, which channel to select depends on the operation mode of the A/D converter.

In fixed analog input mode, one channel is selected by < ADCH1,0 among four pins: AN0 to AN3.

In analog input channel scan mode, the number of channels to be scanned from AN0 is specified by $\langle ADCH1,0 \rangle$, such as $AN0 \rightarrow AN1$, $AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$.

When reset, A/D conversion channel register will be initialized to ADMOD<ADCH1,0>=00, so that ANO pin will be selected.

The pins which are not used as analog input channel can be used as ordinary input port P9.

(3) Starting A/D Conversion

A/D conversion starts when A/D conversion register ADMOD<ADS> is written "1". When conversion starts, conversion busy flag ADMOD<ADBF> which indicates "conversion is in progress" will be set to "1".

Don't set ADMOD<ADS> to "1" during a conversion. When ADMOD<ADS> is written "1" during A/D conversion, the conversion is finished halfway and new A/D conversion is started. In the case of conversion channel scan mode, the conversion channel returns to channel 0 and new conversion is started.

(4) A/D Conversion Mode

Both fixed A/D conversion channel mode and conversion channel scan mode have two conversion modes, i.e., single and repeat conversion modes.

In fixed channel repeat mode, conversion of specified one channel is executed repeatedly.

In scan repeat mode, scanning from AN0, $\cdots \rightarrow$ AN3 is executed repeatedly.

A/D conversion mode is selected by ADMOD < REPET, SCAN >.

(5) A/D Conversion Speed Selection

There are four A/D conversion speed modes. The selection is executed by ADMOD<SPEED1:0> register.

When reset, ADMOD<ADCS> will be initialized to "0", so that high speed conversion mode will be selected.

(6) A/D Conversion End and Interrupt

• A/D conversion single mode

ADMOD<EOCF> for A/D conversion end will be set to "1", ADMOD1 <ADBF> flag will be reset to "0", and INTAD interrupt will be enabled when A/D conversion of specified channel ends in fixed conversion channel mode or when A/D conversion of the last channel ends in channel scan mode.

• A/D conversion repeat mode

For both fixed conversion channel mode and conversion channel scan mode, INTAD should be disabled when in repeat mode. Always set the INTEOAD at "000", that disables the interrupt request.

Write "0" to ADMOD<REPET> to end the repeat mode. Then, the repeat mode will be exited as soon as the conversion in progress is completed.

When A/D conversion changes to the halt state of IDLE and STOP mode, even if in A/D converting state, A/D converter immediately stops the operation. After releasing the halt, the conversion does not restart.

(7) Storing the A/D Conversion Result

The results of A/D conversion are stored in ADREG 0 to 3 register for each channel. In repeat mode, the registers are up dated when ever conversion ends.

ADREG 0 to 3 are read-only registers.

(8) Reading the A/D Conversion Result

The results of A/D conversion are stored in ADREG 0 to 3 registers.

Reading data from the register of the upper 8 bits (ADREGOH, ADREG1H, ADREG2H, ADREG3H) for one of the channels clears interrupt request flag INTEOAD < IADC > and ADMOD < EOCF >.

Sample: ① When the analog input voltage of the AN3 pin is A/D converted in high speed mode (160 states) and the results is stored in the memory address 0100H by A/D interrupt INTAD routine.

Main setting

INTEOAD ← 1 1 0 0 - - - - Enable INTAD and set interrupt level 4.

ADMOD ← X X 0 0 0 1 1 1 Specify AN3 pin as an analog input channel and starts A/D conversion in 160 states speed mode.

INTAD routine

② When the analog input voltage of AN0 to AN2 pins is A/D converted in high speed / channel scan mode.

INTEOAD ← 1 0 0 0 - - - - ADMOD ← X X 1 1 0 1 1 0

Disable INTAD

specify ANO to AN2 as an analog input channel and start A/D conversion in high speed / channel scan mode.

Note: X; Don't care (-; No change



3.13 Watchdog Timer (Runaway Detection Timer)


TMP95C061B contains a watchdog timer to detect a runaway CPU condition.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt to notify the CPU of the malfunction, and outputs 0 externally from watchdog timer out pin WDTOUT to notify the peripheral devices of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset.

3.13.1 Configuration

Figure 3.13 (1) shows the block diagram of the watchdog timer (WDT)



Figuer 3.13 (1) Block Diagram of Watchdog Timer

The watchdog timer is a 22-stage binary counter which uses $\phi(2/\text{fc})$ as the input clock. There are four outputs from the binary counter: $2^{16}/\text{fc}$, $2^{18}/\text{fc}$, $2^{20}/\text{fc}$, and $2^{22}/\text{fc}$. Selecting one of the outputs with the WDMOD<WDTD1, 0> register generates a watchdog interrupt, and outputs watchdog timer out when an overflow occurs.

Since the watchdog timer out pin (WDTOUT) outputs "0" due to a watchdog timer overflow, the peripheral devices can be reset. The watchdog timer out pin is set to "1" after first disabling and then clearing the watchdog timer (by writing a clear code 4EH in the WDCR register).

(Example)

LDW (WDMOD), B100H; disable

LD (WDCR), 4EH ; write clear code

SET 7, (WDMOD); enable again

In other words, the WDTOUT keeps outputting "0" until the clear code is written.

The watchdog timer out pin can also be connected to the reset pin internally. In this case, the watchdog timer out pin (WDTOUT) outputs 0 at 8 to 20 states (640 ns to 1.6 μ s (α) fc = 25 MHz) and resets itself.




Figure 3.13 (3) Reset Mode

3.13.2 Control Registers

Watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

(1) Watchdog Timer Mode Register (WDMOD)

① Setting the detecting time of watchdog timer <WDTP>

This 2-bit register is used to set the watchdog timer interrupt time for detecting the runaway. This register is initialized to WDMOD < WDTP1, 0>=00 when reset, and therefore $2^{16}/f_{SYS}$ is set. (The number of states is approx. 32,768.)

2 Watchdog timer enable/disable control register < WDTE >

When reset, WDMOD<WDTE> is initialized to "1" enable the watchdog timer. To disable, it is necessary to clear this bit to "0" and write the disable code (B1H) in the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return from the disable state to enable state by merely setting <WDTE> to "1".

③ Watchdog timer out reset connection < RESCR >

This register is used to connect the output of the watchdog timer with RESET terminal, internally. Since WDMOD < RESCR > is initialized to 0 at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog Timer Control Register (WDCR)

This register is used to disable and clear of binary counter the watchdog timer function.

• Disable control

By writting the disable code (B1H) in this WDCR register after clearing WDMOD<WDTE> to "0", the watchdog timer can be disabled. However, the binary counter continues its operation also after the watchdog timer was disabled.

```
WDMOD \leftarrow 0 - - - - X X Clear WDMOD < WDTE > to "0". WDCR \leftarrow 1 0 1 1 0 0 0 1 Write the disable code (B1H).
```

Enable control

Set WDMOD < WDTE > to "1".

Clear the binary counter before setting the watchdog timer enable. The binary counter continues to count up also after setting the watchdog timer disable, so if the watchdog timer is set enable without clearing the binary counter, the watchdog timer out (WDTOUT) signal is output at a different timing from the detecting time which is selected by WDMOD<WDTP1,0> register.

Watchdog timer clear control

The binary counter can be cleared and resume counting by writing clear code (4EH) into the WDCR register.

WDCR $\leftarrow 0 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0$ Write the clear code (4EH).

The binary counter is cleared when the clear code is written, when reset, and when the device enters standby state in IDLE or STOP mode by execution of the HALT instruction.

In the case of using the watchdog timer as an interval timer, clear the binary counter in the watchdog timer interrupt sequence. If the binary counter is not cleared in the interrupt sequence, it is cleared by an overflow after it counted up until 22-stage.





Figure 3.13 (4) Watchdog Timer Mode Register



3.13.3 Operation

The watchdog timer generates interrupt INTWD after the detecting time set in the WDMOD<WDTP1, 0>register and outputs a low level signal. The watchdog timer must be zero-cleared by software before an INTWD interrupt is generated. If the CPU malfunctions (runaway) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter overflows and an INTWD interrupt is generated. The CPU detects malfunction (runaway) due to the INTWD Interrupt and it is possible to return to normal operation by an anti-mulfunction program. By connecting the watchdog timer out pin to peripheral devices' resets, a CPU malfunction can also be acknowledged to other devices.

The watchdog timer restarts operation immediately after resetting is released.

The watchdog timer stops its operation in the IDLE and STOP modes. In the RUN mode, the watchdog timer is enabled. When the bus is released (BUSAK='L'), WDT continues counting up.

However, the function can be disabled when entering the RUN mode.

Example: ① Clear the binary counter

WDCR ← 0 1 0 0 1 1 1 0 Write

Write clear code (4EH)

2 Set the watchdog timer detecting time to 218/fc

WDMOD ← 1 0 1 - - X X

3 Disable the watchdog timer.

WDMOD (-0 - - - X X WDCR + 1 0 1 1 0 0 0 1

Clear WDTE to "0".

Write disable code (B1H).

4 Set IDLE mode

WDMOD + 0 - - 10 X X

Disables WDT and sets IDLE mode.

WDCR ← 1 0 1 1 0 0 0 1 Executes HALT command

Set the standby mode

(5) Set the STOP mode (warming up time: 2¹⁶/fc)

WDMOD ← - - 1 0 1 X X Executes HALT command.

Set the STOP mode.

Execute HALT instruction. Set the standby

mode.

Note: X; Don't care -; No change

3.14 Bus Release Function

The TMP95C061B supports a bus request pin (BUSRQ: also used as P53) and a bus acknowledge pin (BUSAK: also used as P54). Set these pins using P5CR and P5FC.

3.14.1 Operation description

When 0 is input to the \overline{BUSRQ} pin, the TMP95C061B acknowledges a bus request. When the current bus cycle ends, the TMP95C061B sets the address bus (A23 to A0) and bus control signals (\overline{RD} , \overline{WR} , \overline{HWR} , $\overline{R/W}$, \overline{CSO} to $\overline{3}$) to high, then sets these signals and the data bus (D15 to D0) output buffer to off, and sets the \overline{BUSAK} pin to low to indicate the bus is released. For bus release timing and DRAM dedicated pin state when the DRAM controller is in use, see 3.7 (5) Bus release mode.

During bus release, the TMP95C061B cannot access internal I/Os and internal I/Os keep functioning. Therefore, the watchdog timer continues counting. To use the bus release function, set runaway detect time with bus release time in consideration.

3.14.2 Pin states as bus release

Table 3.14 shows pin states at bis release.

Table 3.14 Pin states as bus release

	Table 5.1-1 In states as i	20.5/. 5.50.65			
Pin name	PIN status	s as bus release			
riii iiailie	Portmode	Function mode			
D0 to D7		Becomes high impedance.			
P10 to P17 (D8 to 15)	No status change.	Becomes high impedance.			
P20 to P27 (A16 to A23)	No status change.	First sets all bits to high, then sets the to high impedance.			
A0 to A15 RD WR		First sets all bits to high, then sets them to high impedance.			
P52 (HWR) P55 (R/W)	No status change.	First sets all bits to high, then sets output buffer to off. Internal pull-up is added regardless of output latch value.			
P60 (CS0) P61 (CS1) P62 (CS2) P63 (CS3)	No status change.	First sets all bits to high, then sets them to high impedance.			

For P63 (CAS), P64 (RAS), P65 (REFOUT), see the description of "3.7 (5) Bus release mode".

4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Power Supply Voltage	V cc	- 0.5 to 6.5	∪) v
Input Voltage	VIN	- 0.5 to Vcc + 0.5	V
Output Current (total)	ΣIOL	120	mA
Output Current (total)	ΣΙΟΗ	- 120	mA
Power Dissipation (Ta = 70°C)	PD	600	mW
Soldering Temperature (10 s)	T SOLDER	260	°C
Storage Temperature	T STG	- 65 to 150	√°C >>
Operation Temperature	T OPR	-20 to 70	∑°C/

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

4.2 DC characteristics

 $Vcc = 5 V \pm 10\%$, $TA = -20 \text{ to } 70^{\circ}\text{C} \text{ (8 to 25 MHz)}$

(Typical values are for $Ta = 25^{\circ}C$ and Vcc = 5V unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Max	Unit
Input Low Voltage (D0 to 15) P5, P7, P8, P9, PA, PB RESET,NMI,INTO (PB7) EA, AM8 / 16 X1	V IL V IL1 V IL2 V IL3 V IL4		0.3 0.3 0.3 0.3 -0.3 -0.3	0.8 0.3Vcc 0.25Vcc 0.3 0.2Vcc	<<<<
Input High Voltage (D0 to 15) P5, P7, P8, P9, PA, PB RESET, NMI, INTO (PB7) EA, AM8 / 16 X1	VIH1 VIH1 VIH2 VIH3 VIH4		2.2 0.7Vcc 0.75Vcc Vcc – 0.3 0.8Vcc	Vcc + 0.3 Vcc + 0.3 Vcc + 0.3 Vcc + 0.3 Vcc + 0.3	> >>>
Output Low Voltage	V OL	10L=1.6-mA		0.45	V
Output High Voltage	V OH V OH1 V OH2	TOH = -400 μA TOH = -100 μA TOH = -20 μA	2.4 0.75Vcc 0.9Vcc		>>>
Darlington Drive Current (8 Output Pins max.)	IDAR	V EXT = 1.5 V R EXT = 1.1 k Ω	— 1.0	- 3.5	mA
Input Leakage Current Output Leakage Current	170 170	0.0≦ Vin≦ Vcc 0.2≦ Vin≦ Vcc – 0.2	0.02 (Typ) 0.05 (Typ)	±5 ±10	μ Α μ Α
Operating Current (RUN) IDLE STOP (Ta = - 20 to 70°C) STOP (Ta = 0 to 50°C)	100	fc = 25 MHz 0.2≦ Vin≦ Vcc – 0.2 0.2≦ Vin≦ Vcc – 0.2	37 (Typ) 3.5 (Typ) 0.5 (Typ)	50 10 50 10	mA mA μA μA
Power Down Voltage (at STOP)	V STOP	V IL2 = 0.2 Vcc, V IH2 = 0.8 Vcc	2.0	6.0	V
RESET Pull Up Resistance	R RST		50	150	kΩ
Pin Capacitance	C IO	fc = 1 MHz		10	рF
Schmitt Width RESET, NMI, INTO (PB7)	VTH		0.4	1.0 (Typ)	V
Pull Up Resistance	RK		50	150	k Ω

Note: I_{DAR} is guaranteed for total of up to 8 ports.

4.3 AC Electrical Characteristics

Vcc = $5 \text{ V } \pm 10\%$, TA = $-20 \text{ to } 70^{\circ}\text{C}$ (8 MHz to 25 MHz)

_									
No.	Parameter	Symbol	Vari	able		ИHZ	$\overline{}$	ЛHz	Unit
		3,	Min	Max	Min	Max) Mìin	Max	0
1	Osc. Period (= x)	tosc	40	125	50		40		ns
	CLK width	t _{CLK}	2x – 40	_	(60/		40		ns
	A0 to 23 Valid → CLK Hold	t _{AK}	0.5x - 20		\\5<		0		ns
	CLK Valid → A0 to 23 Hold	t _{KA}	1.5x – 60		5		0		ns
	A0 to 23 Valid $\rightarrow \overline{RD} / \overline{WR}$ fall	t _{AC}	1.0x – 20		30	>	20		ns
	RD / WR rise → A0 to 23 Hold	tca	0.5x - 20		<u></u>		0		ns
	A0 to 23 Valid \rightarrow D0 to 15 input	t _{AD}		3.5x-35		140		105	ns
	RDfall → D0 to 15 input	t _{RD}		2(5x - 40	\Diamond	85	M	60	ns
	RD Low width	t _{RR}	2.5x - 40		85	(60	, v	ns
10	RDrise → D0 to 15 Hold	t _{HR}	0 ($7/\wedge^{\vee}$	0		0	\supset	ns
11		t _{WW}	2.5x - 40	Y/))	85)60		ns
	D0 to 15 Valid $\rightarrow \overline{WR}$ rise	t _{DW}	2.0x - 40		60°		40	//	ns
	WR rise → D0 to 15 Hold	t _{WD}	0.5x + 10		15		10	/	ns
	A0 to 23 Valid $\rightarrow \overline{\text{WAIT}}$ input $\begin{pmatrix} 1 \text{WAIT} \\ + \text{n mode} \end{pmatrix}$	t _{AW}		3.5x – 90	((85	\vee	50	ns
	$\overline{RD}/\overline{WR} \text{ fall} \rightarrow \overline{WAIT} \text{ Hold} \qquad \begin{pmatrix} 1 \text{ WAIT} \\ + \text{ n mode} \end{pmatrix}$	tcw	2.5x + 0	}	125		100		ns
16	A0 to 23 Valid → PORT input	tAPH		2.5x - 90		35		10	ns
17	A0 to 23 Valid → PORT Hold	t _{APH2}	2.5x + 50		(1/7/5<		150		ns
18	WR rise → PORT Valid	tcp		200	$\langle \rangle$	200		200	ns
		4(,	$\langle \rangle$						
			_						
			/))				
))			/				
			^						
		\							
)							
				\bigcirc					
				\forall					
	//) [\wedge	(// 5)						
			-						
		1					<u> </u>		
\vdash		>					<u> </u>		
-									
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\								\vdash
	\								\vdash
		1		I	I	I	1	1	1


AC Measuring Conditions

Output Level: High 2.2 V /Low 0.8 V , CL = 50 pF(However, D0 to D15, A0 to A23, ALE, \overline{RD} , \overline{WR} , \overline{HWR} , CLK, \overline{CSO} to $\overline{CS3}$, CL = 100 pF) Input Level: High 2.4 V /Low 0.45 V (D0 to D15) • Output Level: High 2.2 V


• Input Level: High 2.4 V

High 0.8 Vcc / Low 0.2 Vcc (exsept for D0 to D15)

(1) Read Cycle



(2) Write Cycle



4.4 DRAM Controller AC Electrical Characteristics

Vcc = $5 \text{ V } \pm 10\%$, TA = $-20 \text{ to } 70^{\circ}\text{C}$ (8 MHz to 25 MHz)

No.	Parameter	Symbol	Vari	able	20 N	//Hz	25 MHz		Unit
INO.	rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	RAS cycle time	t _{RC}	4X		200		160		ns
2	RAS access time	t _{RAC}		3X-40		/ 1\10		80	ns
3	CAS access time	tcAC		1.5X-35		40		25	ns
4	column address access time	t _{AA}		2.5X-55		70		45	ns
5	Input data hold time	toff	0		6	,	0		ns
	RAS precharge time	t _{RP}	1.5X-10		65		50		ns
	RAS low pulse width	t _{RAS}	2.5X-30		95		70		ns
8	RAS hold time	t _{RSH}	1X-15	4	35		25	//	ns
9	CAS hold time	tcsH	3X-35		115	(85	>	ns
10	CAS low pulse width	t _{CAS}	1.5X-1/5/	7	65		45	\wedge	ns
11	RAS – CAS delay time	t _{RCD}	1.5X-40	1)5X	35	75))20	60	ns
12	RAS column address delay time	t _{RAD}	0,5X-5	0.5X + 20	20	45	1/2/1/5	40	ns
13	CAS – RAS precharge time	t _{CRP}	1X-35		15		5		ns
14	CAS precharge time	t _{CPD}	2.5X-35	>	90	(○ 65		ns
15	Low address setup time	t _{ASR} <	0.5X-15		10		5		ns
16	Low address hold time	tRAH	0.5X-5		20)	15		ns
17	Column address setup time	tasc	1X-25		<u>/</u> 25\^		15		ns
	Column address hold time	tcan	2X-35		\ 65)	45		ns
19	Column address RAS read time	tRAL	>2X-30 /		70		50		ns
20	Write command CAS read time	tcwL	2.5X-35		90		65		ns
21	Data output setup time	tos	0.5X-15		10		5		ns
22	Data output hold time	tDH	2X-35		65		45		ns
23	Write command setup time	twcs	1X-30		20		10		ns
24	CAS hold time	t _{CHR*1}	2X-50		50		30		ns
25	RAS precharge CAS active time	t _{RPC} *	1.5X-30		45		30		ns
26	CAS setup time	t _{CSR*}	0.5X-10		15		10		ns
27	<u> </u>	t _{RPS*2}	4X-20		180		140		ns
28	CAS hold time	t _{CHS*2}	\bigcirc Q \bigcirc		0		0		ns
29	refresh setup time	t _{CFL} *	//1X-5		45		35		ns
	refresh hold time	t _{CFH*}	1X-10		40		30		ns

^{*1} CAS before RAS interval refresh mode

AC Measuring Conditions


Output Level : High 2.2 V / Low 0.8 V , CL = $50 \, pF$ (However CL = 100pF for D0 to D15, A0 to A23, \overline{RD} , \overline{WR} , \overline{HWR} , R/\overline{W} , \overline{RAS}) Output Level : High 2.2 V

Input Level: High 2.4 V /Low 0.45 V (D0 to D15)
High 0.8 Vcc /Low 0.2 Vcc (Except for D0 to D15)


^{*2} CAS before RAS self-refresh mode

^{*} Both refresh modes


(1) Read/Write Access Cycle



(2) CAS before RAS interval refresh cycle



(3) CAS bifore RAS self-refresh cycle



4.5 A/D Conversion Characteristics

 $Vcc = 5V \pm 10\%$, $TA = -20 \text{ to } 70^{\circ}\text{C} (8 \text{ to } 25 \text{ MHz})$

			VCC = 31	/ ½ 10 /0, IA = =	20 10 70 6 10 10	ZJ IVII IZ)
Par	ameter	Symbol	Min	Тур.	Max	Unit
Analog reference vo	oltage	V _{REF} (V _{REFH})	Vcc - 1.5		Vcc	
Analog reference vo	oltage	A _{GND} (V _{REFL})	VSS		Vss	V
Analog input voltag	e range	V _{AIN}	Vss		Vcc	
Anlog current for an	aløg/reference voltage	I _{REF}		0.5	1.5	mA
4≦ fc≦ 16 MHz	slow mode			± 1.5	± 4.0	
4 ≥ IC ≥ IO IVIMZ	fast mode	Error (Quantize error of ± 0.5		± 3.0	± 6.0	LSB
16 <fc≦ 25="" mhz<="" td=""><td>slow mode</td><td>LSB not</td><td>></td><td>± 1.5</td><td>± 4.0</td><td>235</td></fc≦>	slow mode	LSB not	>	± 1.5	± 4.0	235
10 < 1C ≥ 25 IVITZ	fast mode	included)		± 4.0	± 8.0	



4.6 Serial Channel Timing

(1) SCLK Input Mode (I/O Interface Mode)

 $Vcc = 5 V \pm 10\%$, TA $= -20 \text{ to } 70^{\circ}\text{C} \text{ (8 to } 25 \text{ MHz)}$

Dovometov	Cumahal	Variable		20 MHz		25 M	Hz	Unit	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	
SCLK cycle	t _{SCY}	16X		0.8		0.64		μ S	
Output Data \rightarrow Rising edge of SCLK	toss	t _{SCY} /2 – 5X – 50		100	(0)	70		ns	
SCLK rising edge→ Output Data hold	t _{OHS}	5X – 100	4	150		100		ns	
SCLK rising edge→Input Data hold	t _{HSR}	0		0		0	·	ns	
SCLK rising edge→ effective data input	t _{SRD}		t _{SCY} – 5X – 100		450		340	ns	

(2) SCLK Output Mode (I/O Interface Mode)

$Vcc = \sqrt{5}V \pm 1$	0%-TA=	 20 to 70°C (8- 	to 25 MHz)

Dovometor	Cumahal	Variable 🗸		20 MHz		25 MHz	Unit
Parameter	Symbol	Min	Max	Min	Max	Min Max	UNIL
SCLK cycle (programmable)	t _{SCY}	16X	8192X/	0.8	409.6	0.64 327.6	$\searrow \mu$ s
Output Data \rightarrow SCLK rising edge	toss	t _{SCY} – 2X – 150		550	\Diamond	410	ns
SCLK rising edge→ Output Data hold	t _{OHS}	2X – 80		20		0 9	ns
SCLK rising edge→Input Data hold	t _{HSR}	0		0) O	ns
SCLK rising edge→effective data input	t _{SRD}	7	t _{SCY} – 2X – 150		550	() 410	ns

(3) SCLK0 Input Mode (UART Mode)

		///	
1/cc - F1	/ + 100/ TA-	>204a 70°	°C (8 to 25 MHz)

Davameter	Varia		ble	20 MHz		25 MHz		Unit
Parameter	Symbol	∠ (Min)	Max	Miņ	Max	Min	Max	Unit
SCLK cycle	t _{SCY}	4X + 20		220		180		ns
SCLK Low level Pulse width	t _{SCYL} (2X + 5		105		85		ns
SCLK High level Pulse width	t _{SCYH}	2X + 5		105		8 5		ns

4.7 Timer / Counter Input Clock (TIO, TI4, TI5, TI6, TI7)

 $Vcc = 5 \text{ V} \pm 10\%$, TA = -20 to 70°C (8 to 25 MHz)


Parameter (/	Sunahal	Variab	te	20 N	ИHz	25 N	ИHz	Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Clock Cycle	t _{VCK}	8X + 100/		500		420		ns
Low level clock Pulse width	t _{VCKL}	4X + 40		240		200		ns
High level clock Pulse width	tvckH	4X + 40		240		200		ns

4.8 Interrupt Operation


 $Vcc = 5 V \pm 10\%$, $TA = -20 \text{ to } 70^{\circ}\text{C} \text{ (8 to 25 MHz)}$

Daviston	Cumbal	Varia	ble	201	VIHz	25 ľ	ИHz	Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
NMI, NTO Low level Pulse width	THUTAL	> 4X		200		160		ns
NMI, INTO High level Pulse width	tintah	4X		200		160		ns
INT4 to INT7 Low level Pulse width	t _{INTBL}	8X + 100		500		420		ns
INT4 to INT7 High level Pulse width	t _{INTBH}	8X + 100		500		420		ns

4.9 Timing Chart for I/O Interface Mode




4.10 Timing Chart for Bus Request (BUSRQ) / Bus Acknowledge (BUSAK)



Double of the Control	Sumbal.	Ŋ	/ariable	20 N	ЛHz	25 N	/lHz	Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
BUSQR set-up time for CLK	t _{BRC} <	120	(120		120		ns
CLK→BUSAK falling edge	t _{CBAL}	7^	2.0x + 120		220		200	ns
CLK→BUSAK rising edge	t _{CBAH}	$\bigcirc)$	0.5x + 40		65		60	ns
Floating time to BUSAK fall	t _{AB} A	0	80	0	80	0	80	ns
Floating time to BUSAK rise	t _{BAA}	0	80	0	80	0	80	ns

Note: The bus will be released after the WAIT request is inactive, when the BUSRQ is set to "0" during "wait" cycle.


4.11 Typical Characteristics



5. Table of Special Function Registers (SFRs)

(SFR; Special Function Register)

The special function registers (SFRs) include the I/O ports and peripheral control registers allocated to the 128-byte addresses from 000000H to 00007FH.



Configuration of the table

Symbol	Name	Address	7 6	\Box		
						→bit Symbol
						→ Read / Write
			7			→Initial value after reset
					X	→ Remarks
			•	6	7/	•
		7/^		7)	7	
		(())		· _	\rightarrow	
	(() _	$\overline{}$))		
		(
^	\rightarrow					
Ž	< n	^				
))					
_//	((^					

Table5 I/O register address map	Table5	1/0	register	address	map
---------------------------------	--------	-----	----------	---------	-----

Address	Name	Address	Name	Address	Name	Address	Name
000000Н		20H	TRUN	40H	TREG6L	60H	ADREG0L
1H	P1	21H		41H	TREG6H	61H	ADREG0H
2H		22H	TREG0	42H	TREG7L ((// 62H	ADREG1L
3H		23H	TREG1	43H	TREG7H	Č 6 3,⊬	ADREG1H
4H	P1CR	24H	T01MOD	44H	CAP3L	64H	ADREG2L
5H		25H	TFFCR	45H	CAP3H (√ > 65H	ADREG2H
6H	P2	26H	TREG2	46H	CAP4L	66H	ADREG3L
7H		27H	TREG3	47H	САР4Н	67H	ADREG3H
8H		28H	T23MOD	48H	T5MOD	68H	BOCS (
9Н	P2FC	29H	TRDC	49H	T5FFCR	69H	B1CS
AH		2AH		4АН	\bigcirc	6AH	B26\$
ВН		2BH		4BH	//	<u></u> 6Β⊬	(B3CS)
CH		2CH	PACR	4CH	PGOREG	6CH	BEXCS)
DH	P5	2DH	PAFC	4DH	PG1REG	6DH	ADMOD/
EH		2EH	PBCR	4EH	PG01CR	6EH	WDMOD
FH		2FH	PBFC	4FH		(6FH	WDCR
10H	P5CR	30H	TREG4L	50H	SC0BUF	7.0H	INTE0AD
11H	P5FC	31H	TREG4H	51H	SCOCR	> \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	INTE45
12H	P6	32H	TREG5L	52H	SCOMOD (//	72H	INTE67
13H	P7	33H	TREG5H	53H	BR0CR	√/ 73H	INTET10
14H		34H	CAP1L	54H	S¢1BUF	74H	INTET32
15H	P6FC	35H	CAP1H	55H	SCICR \\	75H	INTET54
16H	P7CR	36H	CAP2L	56H	SC1MOD	76H	INTET76
17H	P7FC	37H	CAP2H))	57H	BR1CR	77H	INTES0
18H	P8	38H	T4MOD	58H	ODE	78H	INTES1
19H	P9	39H	T4FFCR	59H		79H	INTETC01
1AH	P8CR	3AH	T45CR	/5AH	DREFCR	7AH	INTETC23
1BH	P8FC	3 BH		5.BH	DMEMCR	7BH	IIMC
1CH		(/)3 c (A)	MSAR0		MSAR2	7CH	DMA0V
1DH		\\\\ 3DH	MAMR0	5DH	MAMR2	7DH	DMA1V
1EH	PA //)	3EH	MSAR1 ((// (\$EH	MSAR3	7EH	DMA2V
1FH	PB (/ /	3FH	MAMR1	<	MAMR3	7FH	DMA3V

(1) I/O Port

Symbol	Name	Address	7	. 6	5	4	3	: 2	1	0
,			P17	P16	P15	P14	P13	P/12	P11	P10
P1	PORT1	01H			•	 R/	W	. ((72	
						Input	mode))	
			0	0	0	0	0	(i) O \	0	0
			P27	P26	P25	P24	₹P23	(P22)	P21	P20
P2	PORT2	06H				R/	w 🔀			
						Outpu ⁻	t mode			
			1	1	1	1	1	1	1	1
					P55	P54	P53	P52		RDE
P5	PORT5	0DH					*	R/W		
						Input mode	(Pulled-up)		41 >	>
				•	1	1		1 (1
					P65	P647/	↑ P63	P62	P61	P60
P6	PORT6	12H)) F	R/W(>		
							Outpu	ut mode	70/))	
					1 (1	0	74/	1
			P77	P76	P75	P74	P73	P72	▶ P71	P70
P7	PORT7	13H			4	*	R/W			
						Input mode	(Pulled-up)		, ,	
			1	1		√ 1	1/(7:/ \ 1	1	1
					P85	P84	P83 ∨	P82	P81	P80
P8	PORT8	18H		d		-		R/W		
						/_	Input mod	e (Pulled-up)	, ,	
						1/	1)	1 1	1	1
							P93	P92	P91	P90
P9	PORT9	19H			<i>)</i>				R	
				\sim					mode	
			—			1	PA3	PA2	PA1	PA0
PA	PORTA	1EH				(R/W	
					_		<u> </u>		(Pulled-up)	
				5)		1	1	1 1	1	1
			PB7	// PB6	PB5	> PB4	PB3	PB2	PB1	PB0
PB	PORTB	15H		$\overline{\qquad}$			R/W			
			7	, ,	1//	Input mode				
		\ \ \	[1	<u>; 1</u>	1	1	1	1	1 ;	1

Note: Clearing "RDE" to "0" outputs the RD strobe form RD pin (for PSRAM), even when the internal address is accessed.

If "RDE" remains "1", the RD strobe is output only when the external address is accessed.

Read/Write

RW; Either read or write possible

R; Only read is possible
W; Only write is possible

Prohibit RMW; Prohibit Read Modify Write (Prohibit RES / SET / TSET / CHG / STCF / EX / ADD

/ ADČ / SUB / SBC / INC / DEC / RLC / RRC / RL / RR / SLA / SRA / SLL / SRL /

RLD/RRD/AND/OR/XOR Instruction)

* R/W ; RMW instructions are prohibited for controlling ON/OFF of the pull-up resistor.

(2) I/O Port Control (1/2)

Symbol	Name	Address	7	6	5	4	: 3	2	1	0
			P17C	P16C	. P15C	P14C	: P13C	P126	P11C	P10C
P1CR	PORT1	04H				1	N		12	
	Control	(Prohibit	0	0	0	0	0	0	// 0	0
		RMW)				0 : IN	1 : OUT	$\langle \gamma \rangle_{\wedge}^{-}$		
			P27F	P26F	P25F	P24F	. (P23F	P22F	P21F	P20F
P2FC	PORT2	09H				1	N /			
	Function	(Prohibit	1	1	1	1	(1)	1	1	1
		RMW)			0	: PORT	1 : A23 to A1	6) >		
					P55C	P54C	P53C	// P52C		
P5CR	PORT5	10H				1	W			
	Control	(Prohibit			0	0 <	0	. 0	M	
		RMW)				0 : IN	1:QUT		\bigcirc	<u> </u>
					P55F	P/54F7	. ↑ P53F	P52F /		
P5FC	PORT5	11H					w))	\ ((
	Function				0		0	.0	70/11	
		(Prohibit			0 : PORT	0 : PQRT	0 : PORT	0 : PORT		
		RMW)			1 : R/W	1: BUSAK	1 : BUSRQ	1:HWR	\Diamond	
					_: P65F	P64F	. P63F	:(P62F)	P61F	P60F
P6FC	PORT6	15H		:		\		\mathbf{v}		
	Function	(Prohibit			0	> 0	0(> \ 0	0	0
		RMW)			71	0 : PC	ORT 1: CS	/CAS, RAS, RI	FOUT	
			P77C	P76C _	PZ5C	P74Ç/		: P72C	P71C	P70C
P7CR	PORT7	16H		_		//\	W \\			
	Control	(Prohibit	0	0	0	0	0 \ \	0	0	0
		RMW)				0 : IN	1 : ØUT			
			P77F	P₹6F)) P75F	P74F	P73F	P72F	P71F	P70F
P7FC	PORT7	17H				\ \ \	N			
	Function	(Prohibit	0 ((0)	. 0	0	. 0	0	0	0
		RMW)	0	: PORT	1 : PG1-OU		. 0	: PORT	1 : PG0-OL	JT
			J		P85C _	P846	P83C	P82C	P81C	P80C
P8CR	PORT8	1AH		\wedge	_	71/	V	N		
	Control	(Prohibit	$\setminus \setminus \setminus \setminus$))	: 9		. 0	. 0	0	0
		RIVIVV)					0 : IN	1 : OUT		
			7		P85F	<i>}</i>	P83F	P82F		P80F
	1	\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			W		W	W		W
P8FC	PORT8	1BH \								
P8FC	PORT8 Function	184			. 0		0	0	:	0
P8FC		(Prohibit	\	=	0 : PORT		0 0 : PORT	0 : PORT		0 0 : PORT

I/O Port Control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1 1	0
							PA3C	PA2C	PA1C	PA0C
PACR	PORTA	2CH						((,	M >	
	Control	(Prohibit					0	0	// o	0
		RMW)			:	:	:	07: IN	1 : OUT	
							PA3F	PA2F		
PAFC	PORTA	2DH						W		
	Function				:		0	. 0		
		(Prohibit			:	:	0 : PORT	0 PORT		
		RMW)					1:103	√1⁄: TO1		
			PB7C	PB6C	PB5C	PB4C	PB3C	PB2C	PB1C	PB0C
PBCR	PORTB	2EH		•	•	· ·	V V	•	7	>
	Control	(Prohibit	0	. 0	0	. 0	:\0	0	\bigcirc 0	0
		RMW)				0 : IN	^1:0UT			
				PB6F		144	PB3F	PB2F		
PBFC	PORTB	2FH		W	:		:/ w	, W	70/)/	
	Function			0	(0	0	,90/	
		(Prohibit		0 : PORT			0 : PORT	Ø; PORT	\searrow	
		RMW)		1 : TO6	7(1 : TO5	(1:.704		



(3) Timer Control (1/3)

	1							. (_		•
Symbol	Name	Address	7	6	<u>: 5</u>	<u>4</u>	<u>: 3</u>	: 2	<u> </u>	<u> </u>	. 0
			PRRUN		T5RUN	T4RUN	T3RUN	: T2R	ŲN \	T1RUN	TORUN
			R/W		:			R/W \) \	
TDUN	Timer	20H	0		0	0	0			// 0	0
TRUN	Control	20H			Prescal	er & Timer F	Run / Stop C	ONTROL	^		
						0 : Stop &))		
						1 : Run (Co	ount up)		//		
		22H					_ (1			
TREG0	8 bit Timer	(Prohibit				,	w (15			
	Register 0	RMW)					ifined	$\overline{}$			
		23H				Ona	IIIIIeu				
TREG1	8 bit Timer	(Prohibit				(*************************************	>			
INEGI	Register 1	•					$\overline{}$			~~	<u> </u>
		RMW)	T04844	TO4840	: 5)4/8/404		ifined	: 746	1100	T0CI (X4	: TOCL 1/0
			T01M1	T01M0	PWM01		/: T1CLK1	: 110	LK0	TOCLK1>	T0CLK0
	8 bit Timer				. .		/ y)	\rightarrow		$\mathcal{I}(n)$:
T01	0,1		0	0	0	0	0			~ Ø //	0
MOD	Source	24H		bit Timer	00: –			TOOTRG) INPUT
	CLK &			bit Timer	01 / 26	PWM	01:	φT1/		01 : φ1	
	MODE	(Prohibit		bit PPG	: 10×1×1	- Trowle		φ Τ16	\bigcirc	10 : φ1	
		RMW)	11: 8	bit PWM	11.28	_1 ~	11:	φ T256	\sim $/$	11 : φT	16
			TFF3C1	TFF3C0	TFF31E	TFF3IS	TFF1/C/	<u>7:</u> /7KF	1 C 0	TFF1IE	TFF1IS
			\	V	;\ \ R V	W	: (\	/w))		R	/W
	8 bit Timer			- ^	0	0 /				0	0
TFFCR	Flip-Flop	25H	00 : Inv	ert TFF3	TFF3	1: Inversion	n: 00 \	Invert TFI	F1	1: TFF1	1: Inversion
	Control		01 : Se		Invert	of Timer		Set TFF1		Invert	of Timer
		(Prohibit		ear TFF3	Enable	3		Clear TFF	1	Enable	1
		RMW)	11 : De	on't dare))		1/1/	Don't car	re		
	8 bit	26H		$\overline{}$) 		.			:	:
TREG2	Timer	(Prohibit		\wedge			 W				
11111111	Register 2	RMW)		$\langle \ \rangle$		_ / /	ifined				
	8 bit	27H	\(\)			- Olid)				
TREG3	Timer	(Prohibit	$-(\cap)$	\wedge	_		<u>~</u>				
INEGS		` _)) 		\rightarrow	<u>W</u>				
	Register 3	RMW)	7220 04	T22840	: D) 0 (0 (0)		ifined	:		: T2CL164	T261 160
		//) T23M1	T23M0	: PWM21/	PWM20	T3CLK1	: T3C	LKU	T2CLK1	T2CLK0
	8 bit Timer					-/	<u>/W</u>	· ,			:
	2,3		0	0	0	0	0)	0	0
T23	Source	28H		bit Timer	00:>-	-	00:	: TO2TRG	i	00: -	
MOD	CLK &	_		bit Timer		6 – 1 PWM		: φ T1		01 : <i>ϕ</i> T	
	MODE	(Prohibit		bit PPG		⁷ – 1 Cycle		: φT16		10 : φ1	
	[WODE 2/	RM(W)	11:8	bit PWM	11: 2	8 – 1	11:	φT256		11 : φT	16
	V	Talve VV)					<u>:</u>			:	
				4						TR2DE	TR0DE
\wedge	Timer Reg.)))					:			R	W
	Double		^ (_		:	:	:	:		0	. 0
TRDC	Buffer	29H /				:	:			0 : Double	Buffer
$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ $	Control				:	:	:			Disable	
	Reg.		7/			:				1: Double	
	1		//			:	:			Enable	
			\ \ \							•	

Timer Control (2/3)

<u> </u>			- : -	 		: ,	: \	: . :	
Symbol	Name	Address	7 : 6	: 5	4	3	: 4	1 :	0
	16 bit	30H				·	$\overline{}$		
TREG4L		(Prohibit			V	-) 	
	Register4L	RMW)			Unde	fined			
	16 bit	31H			_		(O/A)		
TREG4H		(Prohibit			V		$(\vee \angle)$		
	Register4H	RMW)			Unde	fined			
	16 bit	32H			_	. (
TREG5L	Timer	(Prohibit			V	/ () \		
	Register5L	RMW)			Undet	fined			
	16 bit	33H			(
TREG5H	Timer	(Prohibit			⟨ v	$\sqrt{}$		41	>
	Register5H	RMW)			Unde	fined	(> //	•
	Carations				$(\Omega / $			7 /	
CAP1L	Capture	34H			(/ R	((S ((
	Register1L				Unde	fined		70/))	
	_			(70/	
CAP1H	Capture	35H			\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	}		\supset	
	Register1H			7(Undet		(6)	·	
					-				
CAP2L	Capture	36H			R		77/		
C, (,	Register2L	3011		\rightarrow	Undet		/ 		
			.(Onde	illed \	\bigcirc		
CAP2H	Capture	37H	4	$\leftarrow \rightarrow$					
CALZII	Register2H	3711		$\overline{}$	Undet				
			CAP2T5 EQ\$T5	CAP1IN		CAP12M0	CLE	T4CLK1	T4CLK0
	16 bit		R/W	W	CAFTZIVIT	CAT 1210)0	: CLL :	14CLK1	TACLING
	Timer 4		0 0	1	^O		: 0	0	0
TANAOD	Source	2011	/:/~	: ' :	()	·	: 0		
_		38H	TFF5 INV TRG		Capture 1	Γimming		Source	Clock
	CLK &		0 : TRG Disable	0 : Soft-	00 : Disak		1.1164	00 : TI4	
	MODE	/-	1: TRG Enable	Capture 1 : Don't	01 : TI4 10 : TI4	↑ 115 ↑ ↑ TI4 ↓	1:UC4 Clear	01 : φT1 10 : φT4	
		(Prohibit		care		↑ TFF1 ↓	Enable	10 . φ14 11 : φT16	
		RMW)			7			<u> </u>	
			TFF5C1 TFF5C0	CAP2T4/	CAP1T4	EQ5T4	EQ4T4	TFF4C1	TFF4C0
			W		// R/			W	'
	16 bit	\``	-	0	0	0	0	_	
T4FFCR	Timer 4	39H	00 : Invert TEF5		TFF4 Inve	rt Trigger		00 : Invert	TFF4
141161	Flip-Flop	3311	01 : Set TFF5		0 : Trigge			01 : Set TF	F4
	Control	(Prohibit	10 : Clear TFF5		1 : Trigge	r Enable		10 : Clear	
	7	RM(W)	11 : Don't care	\sim				11 : Don't	care
		(VIVIVV)	()						
			- 1			PG1T	PG0T	DB6EN	DB4EN
\wedge))	R/W				R/1	w	
			0			0	. 0	0	0
TAECD	74,75	3AH /	Fix at			PG1 shift	PG0 shift	1 : Dou	
143CK 1			II - IX W						
T45CR	Control		\"0"\\\	:		trigger	trigger	Buff	er
143CR	Control		0"			trigger 0 : timer2, 3	trigger 0 : timer0, 1	Buff Enak	

Timer Control (3/3)

ne Address 40H (Prohibit RMW) 41H (Prohibit RMW) 42H (Prohibit RMW) 43H (Prohibit RMW) 43H (Prohibit RMW) 43H (Prohibit RMW) 44H er7H RMW)					Und Und Und	- W ifined - W ifined W	d) }	
er6L RMW) 41H (Prohibit RMW) 42H (Prohibit RMW) 43H (Prohibit RMW) er7H RMW) ee 44H					Und Und	ifined W ifined W ifined W	d			
41H (Prohibit RMW) 42H (Prohibit RMW) 43H (Prohibit RMW) 43H (Prohibit RMW) e 44H e 44H					Und	- W ifined - W ifined W	d			
(Prohibit RMW) 42H (Prohibit RMW) 43H (Prohibit RMW) er7H RMW) ee 44H					Und	ifined W ifined W				
er6H RMW) 42H (Prohibit RMW) 43H (Prohibit RMW) er7H RMW) ee 44H e 45H					Und	ifined W ifined W				
42H (Prohibit RMW) 43H (Prohibit er7H RMW) e er3L 44H					Und	- W ifined				
(Prohibit RMW) 43H (Prohibit RMW) er7H RMW) e 44H er3L					Und	ifine	d			
er7L RMW) 43H (Prohibit RMW) e 44H er3L					Und	ifine	9)		
e 45H e 45H					<	W	8			
e 44H						/ /	$\rightarrow \rightarrow$			
e 44H e 45H						/ /			. 1 1	
e 44H er3L					Und				~~ (1)	<u> </u>
er3L 44H						7	d		\ \\	
er3L e 45H					- $($ $//$	- A		$\overline{}$	\rightarrow	
1 45H					_ _	<u>R))</u>			$\frac{2}{2}$	
1 45H					Una	ifine	<u>a</u>		40/	
er3H 4511					$\langle \cdot \rangle$	 R		\overline{a}	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
				$\overline{\mathcal{A}}$	Mall	ifine	۸	(
					Ond	_				
e 46H					\Diamond	R		7,		
er4L					Und		d (//			
			10							
			//	$\overline{}$		R				
er4H					Und	ifine	d \			
			//	CAP3IN	CAP34M1	∵,c¢	P34M0	CLE	T5CLK1	T5CLK0
			_))	W			<u> </u>	R/W		
5	/	$\supset \sim$	_/_	1	0		Ŏ	0	0	0
/8H	()						ning		Source	Clock
	\.	\mathcal{M}							00 : TI6	
(Prohibit					01:TI6	∄ Ţ				
			- 1							
		//		$-(\bigcirc$? . ~				<u>'</u>	
)]		(CAP4T6/	7.7		Q7T6 :	EQ6T6		TFF6C0
	7					/W				
5 49H				0 -	•	-		0		
lop		/ _								
trol (Prohibit	, i									
RMW)				\rightarrow	1.11199	jei Li	abic			
	e 47H 48H (Prohibit RMW) 49H	e 47H 5 48H (Prohibit RMW) 5 49H lop lop (Prohibit	e 47H 6 48H (Prohibit RMW) 6 49H lop otrol (Prohibit	e 47H 48H (Prohibit RMW) 1 5 49H Jop of Prohibit (Prohibit)	CAP3IN W 1 48H (Prohibit RMW) CAP4T6 CAP4T6 CAP4T6 CAP4T6 CAP4T6	CAP3IN CAP34M1 W	CAP3IN CAP34M1 CAP3IN CAP34M1 CAP3IN CAP34M1 CAP3IN CAP34M1 CAP3IN CAP34M1 CAP3IN CAP3	CAP3IN CAP34M1 CAP34M0	Part Part	Part Part

(4) Pattern Generator

Symbol	Name	Address	7	6	5	4	3	2	1	0
	PG0	4CH	PG03	PG02	PG01	PG00	SA03	SA02	SA01	SA00
PG0REG	Register	(Prohibit		٧	V	•			$\mathbf{w}_{\mathcal{V}}$	-
	Register	RMW)	0	0	0	0	:	Unde	fined	
	PG1	4DH	PG13	PG12	PG11	PG10	SA13 /	SA 12	SA11	SA10
PG1REG	Register	(Prohibit		٧	V			\\/\)) R/	w	
	Register	RMW)	0	0	0	0		Unde	fined	
			PAT1	CCW1	PG1M	PG1TE	: PA70	CCW0	PG0M	PG0TE
						R/	w () \		
	DC0 1		0	0	0	0	0	/ 0	0	0
PG01CR	PG0, 1	4EH	0: 8-bit	0: Normal	0: 4-bit	PG1 trigger	0: 8-bit	0: Normal	0: 4 -bit	PG0
	Contorol		write	Rotation	Step	input <	write	Rotation	Step	trigger
			1: 4-bit	1: Reverse	1: 8-bit	enable	1: 4-bit	1: Reverse	1: 8-bit	input
			write	Rotation	Step	1: Enable	write	Rotation	Step	enable
					:))	0		1: Enable

(5) Watch Dog Timer

Symbol	Name	Address	7	6	5	4	3 (// <\2	1	0			
			WDTE	WDTP1	₩DTP0 🕌	WARM	HALTM	í <∴H⁄a∕LTM0	RESCR	DRVE			
				RW									
	Watch		1	0	0 :	Ø <	0 \	∖	0	0			
WD-	Dog	6EH		00: 2 ¹ 6/fc	\rightarrow \(\tag{1} \)	Narming	Standb	y Mode	1: Connect	1: Drive			
MOD	Timer		1: WDT	01: 2 ¹⁸ /fc) [ι	up Time	: 00;/R/J	N Mode	internally	the pin			
	Mode		Enable	10: 2 ²⁰ /fc	′ :): 2 ¹⁴ /fc	01:/STC	OP Mode	WDT out	in STOP			
				11: 2 ²² /fc	. 1	I: 2 ^{↑6} ⁄fc	10: IDL	.E Mode	pin to	mode			
							11: Do	n't care	Reset Pin				
	Watch					1671	5						
	Dog		(\bigcirc)	\wedge	_	/// 🗸	٧						
WDCR	Timer Control	(Prohibit				<u> </u>	_						
	Register	RM(W)		B1	H: W/DT/Disa	able Code	4EH: W	DT Clear Code					


(6) Serial Channel

	1	1								
Symbol	Name	Address	7	6	5	4	3	2	1 1	0
	Serial		RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
SC0BUF	Channel 0	50H	TB7	TB6	TB5	TB4	TB3		TB1	TB0
	Buffer				R (F	Receiving) /W		ion))	
			RB8	EVEN	PE	Unde ⁻ OERR	PERR	FERR	SCLK	IOC
			R	:		:		/·/ // A		: 10C W
	Sorial		- K	0 17	W 0	0 R (Clea	red to 0 by i	eading)	0	0
SC0CR	Serial Channel 0 Control	51H	Receiving	i	1:	. 0	1: Error		0: SCLK0	1: Input
JCOCK		3111	_	: *	Parity	Overrun	Parity	Framing	(_ 	SCLK0 pin
	Control		data bit o	1: Even	Enable		1 allicy) halling	1: SCLKQ	SCERO PITT
				i. Eveli	LIIADIC	,				
			TB8	CTSE	RXE	wu 🗸	SIM	SM0	\$C1	SC0
						. R/\			74/	\rightarrow
	Serial		Undefined	0	0	.0	0	0	< 0	0
SC0- MOD	Channel 0	52H		:	1:	1: ((//	00: I/O Int	erface mode	00: TO2 Trig	iger
MOD	Mode				Receive	Wake up	01: UART	7bit	01: Baud rat	e generator
			data bit 8	: Enable		Enable	10: UART	8bit	10: Internal	
							II: UARI	9DIT		clock (SCLK0)
			-		BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0
			R/W			\sim		<u>/w/)</u>	: •	: .
BR0CR	Baud Rate	53H	0	:	0	0	0	<u> </u>	0	0
BRUCK	Control	ээп	Fix at		(00: φT0 01: φT2	(4/fc) (16/fc)	((/	// Set freque	ency divisor	
			"0"	(10: ¢T8	(64/fg)	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	✓// 0 t	to F	
				<	11: 732	/ /				
			RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
	Serial		TB7		TB5	тв4	TB3//	TB2	TB1	ТВ0
SC1BUF) R (F	Receiving) /W	(Transmiss	ion)	•	•
	Buffen					√ Unde				
			RB8	EVEN	PE	ÓÈRR	PERR	FERR	SCLKS	IOC
			R)) R/	W	R (Clear	red to 0 by r	eading)	R/	w
	Serial	nel 1 55H			0	10	0	0	0	0
SC1CR	Channel 1		Receiving		1: <		1: Error		0: SCLK1	1: Input
	Control		data bit 8	:0:/Odd	Parity	Overrun	Parity	Framing	[(_ 	SCLK1 pin
				1: Even	Enable	\wedge			1; <u>SC</u> LKĺ	
					\ \ \ \ \ \	<i>)</i>			<u> </u>	
			TB8	<u> </u>	RXE	.∕ WU	SM1	SM0	SC1	SC0
				. (\rightarrow	. R/\				
	Serial		Undefined		0	0	0	0	0	0
SC1-	Channel 1	∕ 56H	Trans-	Fix at).	1:) Interface	00: TO2 T	
MOD	Mode		mission	″0″		Wake up		ART 7bit ART 8bit	01: Baud	
	<u> </u>		data bit 8	(7	Enable	Enable		ART 9bit	genei	nal clock ø1
				\mathcal{A}			11.07	AKT SOIL	11: Don't	
\wedge					BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0
			> R/W	1/2		,		. <u>BR132</u> 2/W	, =	
		(70))	0	0	0	: 0	0	0
BRTCR	Baud Rate	57H	Fix at		00: _φ T0	: (4/fc)			ency divisor	
	Control			:	01: _φ T2	(16/fc)			=	
					10: ∕ _ø ⊤8	(64/fc)			to F	
	~		Į,	<u>:</u>	11: øT32	2 (256/fc)		("1" pro	ohibited)	
	Serial							-	ODE1	ODE0
				:		:				W
ODE	Open Drain	58H		<u>:</u>				<u> </u>	0	0
	Enable			:		:		:	1:P83	1:P80
	Enable								Open- drain	Open- drain
	•	•	•	•	•			•		

(7) A/D Converter Control

Symbol	Name	Address	7	6	5	4	3	2	1	0			
*1)	AD Result	60H	ADR01	ADR00									
AD							R		1				
REG0L	Reg 0 low		Undefined		1	1	1		// 1	1			
۸.۵	AD Result		ADR09	ADR08	ADR07	ADR06	ADR05	: ADR04	ADR03	ADR02			
AD		61H	R (V/)										
REG0H	Reg 0 high			Undefined									
*1)	AD Result		ADR11	ADR10									
AD		62H		R									
REG1L	REG1L Reg 1 low		Und	defined	1	1		1/1	1_	1			
^ D	D AD Beault		ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12			
AD	AD Result	63H		(R)									
REG1H	Reg 1 high					Unde	efined		$\langle \rangle \langle \rangle$	*			
*1)	AD Result		ADR21	: ADR20		79			2				
AD		64H					R))	0					
REG2L	Reg 2 low		Und	defined	1		1	, V	7(//)/	1			
AD	AD Result	65H	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22			
REG2H	Reg 2 high						R		\rightarrow				
REGZH	Reg z nign				$\mathcal{A}($	Und	efined						
*1)	AD Result		ADR31	ADR30									
AD	Reg 3 low	66H				\rightarrow	R (77/					
REG3L	Reg 3 low		Une	defined	<u> </u> (1 \) 1	1\\	/))1	1	1			
AD	AD Result		ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32			
REG3H	Reg 3 high	67H	R										
KEGSH	keg 3 nign					Und	efined \						
			EOCF	ADBF	REPET	SCAN	: ADCS	ADS	ADCH1	ADCH0			
	A/D			R)]		R	/W					
ADMOD	Converter	6DH	0	0	÷⁄ 0	0	<u> </u>	0	0	0			
	Mode reg		1: End	1: Busy	1: Repeat	1: Scan	1: Slow	1: START	Analog Channe				
				\:\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	mode	mode	e mode	:	Chaille	Jelect			

*1) Data to be stored in A/D Result Reg Low are the lower 2 bits of the conversion result. The contents of the lower 6 bits of this register are always read as "1".



(8) Interrupt Control (1/2)

		ı			ı	ı			1	
Symbol	Name	Address	7	6	5	4	3	2	1	0
	INTerrupt			INT					<u>T0</u>	-
INTE-	Enable	70H	IADC	IADM2	IADM1	: IADM0	10C	101/12	10M1	10M0
0AD	0 & A/D	(Prohibit	R/W		W		R/W		W	
		RMW)	0	0	0	0	0	<u>: 0</u>	<u>;) </u>	0
	INTerrupt			IN'		_			7 4	
INTE45	Enable	71H	I5C	15M2	15M1	: I5M0	I4C	141M2	14M1	14M0
1141243	4/5	(Prohibit	R/W		. W	•	R/W	$\langle \langle \rangle \rangle$. W	
		RMW)	0	0	0	0	0>	. 0	0	0
	INTerrupt			IN	<u>T7</u>			- 1 - 1	<u>T6</u>	
INTE67	Enable	72H	I7C	17M2	: I7M1	: I7M0	16C))16M2	16M1	16M0
1141207	6/7	(Prohibit	R/W		W		RW	-	W	
	0,,	RMW)	0	0	0	0 🗸	0	0	0	0
	INTerrupt			INTT1 (1				INTTO (\checkmark
INTET01	Enable	73H	IT1C	IT1M2	IT1M1	IT1MI0	1 <u>1</u> 0C	IT0M2	(< ITOM)1	IT0M0
INTEIOI	Timer 1/0	(Prohibit	R/W		W	((//	⟨\rangle R/W	((\sim	
	Timer 1/0	RMW)	0	0	0	\q^<_	// 0		-1/6	0
	INTorrunt			INTT3 (1	Timer 3)			INTT2 (Timer(2)	
INITETAA	INTerrupt	74H	IT3C	IT3M2	IT3M1	(IT3M0	IT2C	IT2M2	IT2M1	IT2M0
INTET23		(Prohibit	R/W		W.(R/W		w	
	Timer 3/2	RMW)	0	0	0	0	0	0	0	0
		-		INTTR5	(TREG5)			INTTR4	(TREG4)	•
	INTerrupt	75H	IT5C	IT5M2	I/T5IMN	: IT5M0	IT4C	:/ ∢Î4M2	IT4M1	IT4M0
INTET45		(Prohibit	R/W	/	W	<u> </u>	R/W		W	
	Treg 5/4	RMW)	0	0 ~	0	0/	0	0	0	0
		,		INTTR7	(TREG7)	- //		INTTR6	(TREG6)	
	INTerrupt	76H	IT7C	IT7M2	TZM1	IT7MQ	тбд)	IT6M2	IT6M1	IT6M0
INTET67	Enable	(Prohibit	R/W) w		R/W		W	
	Treg 7/6	RMW)	0	Q	// 0	. 0	0	. 0	0	
		,	/	\\ \INT	/	\wedge			RX0	
	INTerrupt	77H	ITX0C	ITX0M2	ITX0M1	ONIØXTL	IRX0C	: IRX0M2	IRX0M1	IRX0M0
INTES0	Enable	(Prohibit	R/W		W	16	R/W		W	
	Serial 0	RMW)	(0)	A 0	0 ^	. \0	0	0	. 0	0
	INTerrupt Enable	1	((//	INT		7	_ <u> </u>	INT		
		7.8H	ITX1C	ITX1M2	ITX/M1>	ATX1M0	IRX1C		IRX1M1	IRX1M0
INTES1		(Prohibit	R/W	^	. W//	<u> </u>	R/W	:	W	
	Serial 1	RMW)	0	0	:\ \\	// 0	0	. 0	0	0
		1401007	(-	INT			-		TC0	. •
INTETC	INTerrupt	79H	17C1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
01	Enable	(Prohibit	R/W	11011112		· ITCTIVIO	R/W	: ITCOIVIZ	W	TICOIVIO
01	TC 0/1	RMW)	0	0	W 0	: 0	0	: 0	: 0	0
	7	KIVIVV)	- 		V	: 0	0			: 0
INTETC	INTerrupt	7AH	ITC3C	ITC3M2	TC3 ITC3M1	: ITC3M0	ITC2C	: ITC2M2	TC2 ITC2M1	ITC2M0
23	Enable	(Prohibit	R/W	IICSIVIZ	-	: 11031010	R/W	: ITCZIVIZ	-	TTCZIVIO
23	TC 2/3	RMW)	0	0	W : 0	0		0	W	
		[] KIVIVV)		70	<u>:</u> 0	<u>:</u>	0	: 0 17	0	0
			7	\overline{A}						
	- IxxM2	2 IxxIV	M. IxxIV	10 1	F	action (M/site	\			
	→	0	0		bit interrupt	nction (Write	<u>'</u>			
	ŏ	l ő	× ,	Set in	terrupt real	uest level to "	1"			
	∨ 0	1	0	Set in	terrupt requ	uest level to "	2″			
	0	1	1			uest level to "				
	1 1	0	0	Set in	terrupt requ	uest level to " uest level to "	4 5″			
		1 1				uest level to "				
	1	<u>i</u>	<u>1</u>		bit interrupt					
	→ IxxC		Function	(Read)		Eucat	ion (Write)			
	0	Inc					upt request	flag.		
	1		ndicate inter				n't care			
	•				•					

Interrupt Control (2/2)

Symbol	Name	Address	7	6	<u>:5</u>	4	3	2	1	0
								IDIE	IOLE	NMIREE
							:	: W	<u>:)</u> √w	W
	Interrupt							0	// 0	0
	Input							1: IN70	0: INT0	1: Operate
IIMC	Mode	7BH						(input)	edge	even at
	Contorol						7/	enable	mode	NMI rise
	Contorol								1: INT0	edge
		(Prohibit			:) >	level	:
		RMW)							mode	
	DMA 0						Micro	DMA0 Start	vector	
DMA0V	request Vector	7CH				DMA0V8	TY0AMQ	: DMA0V6	DMA0V5	DMA0V4
DIVIAUV		(Prohibit						W	\bigcirc	
		RMW)			<u> </u>	(97/	<u> 0</u>	: 0	<u> </u>	0
	DMA 1							DMA1 Start		
DMA1V	request	7DH			<u> </u>	DMA1V8	<u>.∕</u> ÓMA1V7	DMA1V6	TOMA1V5	DMA1V4
DIVIAIV		(Prohibit			<u> </u>			W	70/	
	vector	RMW)				0	0	:(~0	> 0	0
	DMA 2				A		Micro	DMA2.Start	vector	
DMA2V	request	7EH				DMA2V8	DMA2V7	DMA2V6	DMA2V5	DMA2V4
DIVIAZV	Vector	(Prohibit				\triangleright	-	7./_w		
	Vector	RMW)				<u>)</u> 0	0 🗸	/:))0	0	0
	DMA 3							DMA3 Start		
DMA3V		7FH			$\overline{}$	DMA3V8	DMA3V7	: DMA3V6	DMA3V5	DMA3V4
DIVIASV	request Vector	(Prohibit						W		
	vector	RMW)			//	0	0//	0	0	0

(9) Chip Select/Wait Control (1/2)

Block 0 Block 0 Block 0 W W W W W W W W W	Symbol	Name	Address	7	6	5	4	3	2	1	0		
Block Control register Prohibit RMW BIE BIBUS BIW BIWO BICS DI 16 BIT DI 1 WAIT + D	Symbol	Nume	Address					:		· · · · · · · · · · · · · · · · · · ·			
Block CS / WAIT control register Prohibit RMW						_		:	. / ~	`			
BOCS CONTROL February Control February Control February Control February Control February Februar		Block 0				:				· \			
Control register Control reg	BUCS	CS / WAIT	60H				: -			//			
Block 1	1 5003	control	0011				:	_ /		:			
Block 1 CS / WAIT control CS / WAIT cont		register	(Drobibit				:		(1.081)	:			
Block 1 CS / WAIT control register Frohibit RMW Block 2 CS / WAIT control register Frohibit RMW Block 3 CS / WAIT control register Frohibit RMW Block 3 CS / WAIT control register Frohibit RMW Block 3 CS / WAIT control register Frohibit RMW Block 3 CS / WAIT control register Frohibit RMW Block 3 CS / WAIT control register Frohibit RMW Block 3 CS / WAIT control register Frohibit RMW Block 3 CS / WAIT control register Frohibit RMW CS / CS / WAIT control register Frohibit RMW CS / CS / WAIT control register Frohibit RMW CS / CS / WAIT control register Frohibit RMW CS / CS / WAIT control register Frohibit RMW CS / CS / WAIT control register Frohibit RMW CS / CS / WAIT control register Frohibit RMW CS / CS / WAIT control register Frohibit RMW CS / CS / CS / WAIT control register Frohibit RMW CS / CS / CS / WAIT control register Frohibit RMW CS / C			•				DIL			:			
Block 1 CS/WAIT 69H CS/WAIT 69H CS/WAIT CS			KIVIVV)						PARILE				
BIOCK CONTROL CONTRO							:	[• • • • • • • • • • • • • • • • • • • •				
BICS CS/WAIT Control register CProhibit RMW B3E B2M B2BUS B2W B2W W W W W W W W W W		Block 1											
Block 2	D ₁ CC	CS / WAIT	COLL				:		 				
Block 2	BICS	control	0911				:		:	. ~!!	\		
Block 2 S / W W W W W W W W W W		register	/Danala lla la				:		1:8811				
Block 2 CS/WAIT GAH CProhibit RMW)		_	•				DIT						
Block 2 C5/WAIT control register CProhibit RMW/ CONTROL CONTROL RMW/ CM			RIVIVV)						Danus (
Block 2 Control register C								-/					
B2CS CS / WAIT control register (Prohibit RMW) B3E B3CAS B3BUS B3W1 B3W0 B3CS CS / WAIT control register (Prohibit RMW) B3E B3CAS B3BUS B3W1 B3W0 B3W0 B3CS CS / WAIT control register (Prohibit RMW) B3E B3CAS B3BUS B3W1 B3W0 B3W0 B3CS CS / WAIT control register (Prohibit RMW) CF / WAIT CONTROL RMW CF / WAIT CAS CF / WAIT CONTROL RMW CF / WAIT CAS CF / WAIT CAS CF / WAIT CF		Block 2				(W		: \	/ /			
Control register CProhibit RMW Start CS / WAIT CONTROL register CPROHIB RMW Start CS / WAIT CONTROL register CPROHIB RMW START CS / WAIT CONTROL register CPROHIB RMW START CS / WAIT CONTROL register CS / W	Dacc	CS / WAIT	CALL				Dace		·//	\rightarrow			
Block 3	BZCS	control	бАН			$\mathcal{A}($. \ \	:		:			
Base		register	/Daniel Unite						1:8811	:			
Block 3 CS / WAIT GBH CP / WAIT GBH CS / WAIT GBH CS / WAIT GBH CS / WAIT GBH CS / WAIT GCH			-				bit	. / _		•			
Block 3 CS / WAIT control register CProhibit register CProhibit RMW Start Address Reg. 0 Memory Start Address Reg. 1 Memory Start Address Reg. 0 Memory Start Address Reg. 0 Memory Start Address Reg. 1 Memory Start Address Reg. 1 Memory Start Address Reg. 0 Memory Start Address Reg. 1 Memory Start Address Reg. 2 Memory Start Address Reg. 3 Memory Start Address Reg. 4 Memory Start Address Reg. 5 Memory Start Address Reg. 6 Memory Start Address Reg. 1 Memory Start Address Reg.			RIVIVV)			$\mathcal{A}(\mathcal{A})$	7 835		7 777115				
Block 3 0 0 0 0 0 0 0 0 0								$\overline{}$					
B3CS CS/WAIT Control register CProhibit CPro		Block 3			~		//	- \					
Control register CProhibit RMW 1: master Output 1: 8 BIT 0: 1WAIT 10: 1WAIT + n 11: 0WAIT 10: 1WAIT + n 11: 0WAIT 10: 1WAIT + n 11: 0WAIT 11: 0WAIT	2255	CS/WAIT	CDII					\	 				
Register Prohibit RMW SEXEST S	B3C2	control	6RH				:	:\ / /	:	:	-		
RMW SEXER SEX S			(B. 1.11.1))	:	. \ \ / /	1:8 BII	:			
External CS / WAIT control register CProhibit Ri/W) S23 S22 S24 S20 S19 S18 S17 S16 S17 S16 S17 S16 S18 S17 S18 S17 S16 S18 S17 S18 S17 S16 S18 S17 S18 S18 S17 S18 S18 S17 S18 S18			•				bit	. ~		•			
External CS / WAIT control register CF			RMW)		$\langle \langle \rangle$								
External Cs / WAIT control register				1	\leftarrow		/	:		:			
BEXCS CS/WAIT Control register (Prohibit RMW) S23 S22 S21 S20 S19 S18 S17 S16 S18 S17 S18 S17 S16 S18 S17 S18 S17 S16 S18 S17 S18 S17 S18 S17 S16 S18 S17 S18 S17 S16 S18 S17 S18 S17 S16 S18 S17 S18		External					16-71	: -	•				
Control register (Prohibit RivW) 1: 8 BIT 01: 1WAIT 10: 1WAIT 10: 1WAIT 11: 0WAIT 11		CS / WAIT		-(O)				-					
Memory S23 S22 S21 S20 S19 S18 S17 S16	BEXCS	control	6CH	(\))		-	-					
Memory S23 S22 S24 S20 S19 S18 S17 S16			er (Prohibit			(0)			1: 8 BIT	•			
Memory Start Address Reg. 0				/		(\))			•			
Memory Start Address Reg. 0			RMW)										
MSAR0 Start Address Reg. 0		Memory	/	\$23	522	\$21			<u>: 518</u>	<u> 517</u>	S16		
MSAR0 Address Reg. 0 3CH 1		-	`		1					:			
Reg. 0	MSAR0	Address	⇒ 3CH	1	1	1			: 1	; 1	1		
Memory V20 V19 V18 V17 V16 V15 V14~9 V8			ζ .										
Start Address 3DH 1		\checkmark	$\langle \rangle \rangle$		· /		emory start a	ddress settir					
MAMRO Address 3DH 1 <				V20	V19	V18			; V15	: V14~9	V8		
Mask Reg. 0 0 : Comparison is valid 1 : Comparison is invalid Memory Start Address Reg. 1 3EH 1 <th< td=""><td></td><td></td><td>\\</td><td></td><td>///</td><td></td><td></td><td>W ·</td><td></td><td></td><td></td></th<>			\\		///			W ·					
Reg. 0	MAMRO		BDH	1		1		<u> </u>	<u>; 1</u>	; 1	1		
Memory Start Address Reg. 1 Memory Start Address Reg. 1 Memory Start Address Reg. 1 Memory Start Memory Start Mask S23 S22 S21 S20 S19 S18 S17 S16 R/W A23 to A16 Memory start address setting V21 V20 V19 V18 V17 V16 V15~9 V8 R/W O: Comparison is valid				> ((
Name		Reg. 0			<u> </u>								
Start Address Address Reg. 1 Start Address Reg. 1 Start Address Reg. 1 Start Address Reg. 1 Start Address Setting Start Address Ad		Memory	Ì	× 523	<u></u>	521			: 518	<u>: 517</u>	516		
MSAR1 Address Reg. 1		-		V//		: .			: .	: .			
Reg. 1	MSAR1		3EH	1 🚫	1	1			: 1	: 1	1		
Memory V21 V20 V19 V18 V17 V16 V15~9 V8													
Start		_							-				
MAMR1 Address 3FH 1 <				V21	V20	: V19	•		: V16	: V15∼9	V8		
Mask 0 : Comparison is valid													
	MAMR1		3FH	1	1	1	<u> </u>	<u> </u>	<u>: 1</u>	1	1		
Reg. 1 1 : Comparison is invalid													
		Reg. 1					1 : Comparis	on is invalid					

(9) Chip Select / Wait Controller (2/2)

Symbol	Name	Address	7	6		5	4	3	2	1	0		
	Mamani		S23	S2	2	S21	S20	S19	S18	S17	S16		
	Memory						R	: /W					
MSAR2	Start Address	5CH	1	1	•	1	1	1	: 1) / 1	1		
				A23 to A16									
	Reg. 2					1	Memory start	address setti	hg 7/				
	Memory		V22	V2	1	V20	V19	V18	(V17)	V16	V15		
	Start			R/W									
MAMR2	Address	5DH	1	1	-	1	1	(1(1	1	1		
	Mask						0 : Compa	rison is valid) }				
	Reg. 2	1 : Comparison is invalid											
	Mamani		S23	S2	2	S21	S20 /	\$19	S18	\$17	S 16		
	Memory		RW										
MSAR3	Start	5EH	1	1		1	1	· \ \	1 1	2 1	1		
	Address						(A23)	to(A)16	, ((
	Reg. 3					1	Vlemory start	address setti	ng				
	Memory		V22	V2	1	V20	V19	V18	V17	√ √16//	V15		
	Start							ww.					
MAMR3	Address	5FH	1	1	į	1.(/	1 ~	1		√ 1	1		
	Mask					41	0 : Compa	rison is valid					
	Reg. 3						1: Compari	ison is invalid	$\overline{}$				

(10) DRAM Control

Symbol	Name	Address	7	6)) 5	4	3/	2	1	0			
			DMI /	RS2	RS1	/RSO	RW2	RW1	RW0	RC			
				R/W									
			0	O	0	1/07/	0	0	0	0			
			Dummy /	Refresh o	cycle insertio	ninterval	Ref	fresh cycle w	idth	Refresh			
	Refresh		cycle)) 000:	31 states	\rightarrow	000:	2 states		cycle			
DREFCR	Control	5AH)	0: Prohibit	001;	62 states //		001:	3 states		0: Not			
DILLICK	Reg.	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1: Execute	010:	78 states	//	010:	4 states		inserted			
	reg.			011:	97 states		011:	5 states		1: inserted			
				100:	109 states		100:	6 states					
				101:	124 states		101:	7 states					
	> >> (110:	154 states		110:	8 states					
				111:	195 states		111:	9 states					
			SRFC <	7/	BRM	MACM	MUXE	MUXW1	MUXW0	MAC			
			W				R/	W					
	Memory		> 1(//-	0	0	0	0	0	0			
	Access	5BH (Self))	DRAM pin	0: Normal	Address	Multiplexed	address length	Memory			
DMEMCR	Control	3511	refresh		Bus	access	multiplex	00:	8 bit	access control			
	Reg.		0: Execute	-	Release	1: Slow	0: Disable	01:	9 bit	0: Disable			
	1109	(Prohibit	1: Release	:	0: Release	access	1: Enable	10:	10 bit	1: Enable			
		RMW)			1: Not			11:	11 bit				
		(NIVIVV)			release								

6. Port Section Equivalent Circuit Diagram


• Reading The Circuit Diagram

Basically, the gate symbols written are the same as those used for the standard COMS logic IC [74HCXX] series.


The dedicated signal is described below.


STOP: This signal becomes active "1" when the halt mode setting register is set to the STOP mode (WDMOD<HALTM1, 0>=0,1) and the CPU executes the HALT instruction. When the drive enable bit WDMOD<DRVE> is set to "1", however, STOP remains at "0".


• The input protection resistans ranges form several tens of ohms to several hundreds of ohms.




■ P2 (A16 to A23), A0 to 15, RD, WR, P6







RESET



7. Care Points and Restriction

- (1) Special Expression
 - ① Explanation of a built-in I/O register: Register Symbol < Bit Symbol > ex) TRUN < TORUN > · · · Bit TORUN of Register TRUN
 - 2 Read-modify-write Instructions

An instruction which CPU executes following by one instruction.

- 1. CPU reads data of the memory.
- 2. CPU modifies the data.
- 3. CPU writes the data to the same memory.
- ex1) SET 3, (TRUN) ··· set bit3 of TRUN
- ex2) INC 1, (100H) ··· increment the data of 100H
- The Read-modify-write Instructions in the TLCS-900

Exchange

EX (mem), R

Arithmetic Operations

ADD (mem), R/# ADC (mem), R/#

SUB (mem), R/# SBC (mem), R/#

INC #3, (mem) DEC #3, (mem)

Logical Operations

AND (mem), R/# OR (mem), R/#

XOR (mem), R/#

Bit Operations

STCF #3/A, (mem) RES #3, (mem)

SET #3, (mem) CHG #3, (mem)

TSET #3, (mem)

Rotate and shift

RLC (mem) RRC (mem)

RL (mem) RR (mem)

SLA (mem) SRA (mem) SRL (mem)

RLD (mem) RRD (mem)

③ 1 State

1 cycle clock divided by 2 oscillation frequency is called 1 state.

ex) The case of oscillation frequency is 25 MHz

2/25 MHz = 80 ns = 1 state

(2) Points of Note and Restrictions

① $\overline{\rm EA}$ pin, AM8/ $\overline{16}$ pin

This pin is connected to the VCC or the GND pin. Do not alter the level while the pin is active.

② Warm-up counter

When releasing STOP mode (by interrupt, for example) in a system that uses an external oscillator, a warm-up time is required until the system clock is output. The warm-up counter operates during the warm-up time.

③ Programmable pull-up resistor

The pull-up resistor of a port can only be set to programmable or non-programmable in input port mode. When using a port as an output port, its pull-up resistor cannot be set to programmable.

Watchdog timer

As the watchdog timer is enabled after a reset, disable the watchdog timer when it is not required.

Note that during bus release, the I/O block, including the watchdog timer, still operate.

⑤ CPU (Micro DMA)

Only "LDC cr, r" and "LDC r, cr" can write or read data to or from control registers (eg, transfer source register DMASx) in the CPU.

- 6 As this device does not support minimum mode, do not use the MIN instruction.
- 7 POP SR instruction

Please execute POP SR instruction during DI condition.

Releasing the HALT mode by requesting an interruption

priority is handled first followed by the other interrupt.

Usually, interrupts can release all halts status. However, the interrupts = $(\overline{NMI}, INT0)$, which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with HDLE or STOP mode. (In this case, an interrupt request is kept on hold internally.) If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher