

# 16-Mbit (2M × 8) Static RAM

#### **Features**

- High speed

  □ t<sub>AA</sub> = 10 ns
- Low active power
  □ I<sub>CC</sub> = 90 mA at 100 MHz
- Low complementary metal oxide semiconductor (CMOS) standby power
  - $\square$  I<sub>SB2</sub> = 20 mA (typical)
- Operating voltages of 2.2 V to 3.6 V
- 1.0 V data retention
- Automatic power-down when deselected
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Easy memory expansion with  $\overline{CE}_1$  and  $CE_2$  features
- Available in Pb-free 54-pin thin small outline package (TSOP) Type II and 48-ball very fine-pitch ball grid array (VFBGA) packages.

## **Functional Description**

The CY7C1069GN is a high performance CMOS Static RAM organized as 2,097,152 words by 8 bits.


To write to the device, take Chip Enables (CE $_1$  LOW and CE $_2$  HIGH) and Write Enable (WE) input LOW. Data on the eight I/O pins (I/O $_0$  through I/O $_7$ ) is then written into the location specified on the address pins (A $_0$  through A $_2$ 0).

To read from the device, take <u>Chip Enables</u> ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$  HIGH) <u>and Output Enable</u> ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins. See <u>Truth Table</u> on page 10 for a complete description of Read and Write modes.

The input and output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high impedance state when the device is deselected ( $\overline{CE}_1$  HIGH or  $\overline{CE}_2$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}_1$  LOW,  $\overline{CE}_2$  HIGH, and  $\overline{WE}$  LOW).

The CY7C1069GN is available in a 54-pin TSOP II and a 48-ball very fine-pitch ball grid array (VFBGA) package.

## **Logic Block Diagram**





## **Contents**

Selection Guide	3
Pin Configurations	
Maximum Ratings	4
Operating Range	
DC Electrical Characteristics	
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
AC Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	10
Ordering Code Definitions	10
Package Diagrams	11
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	15
Products	15
PSoC® Solutions	15
Cypress Developer Community	15
Technical Support	



## **Selection Guide**

Description	-10	Unit
Maximum access time	10	ns
Maximum operating current	110	mA
Maximum CMOS standby current	30	mA

## **Pin Configurations**

Figure 1. 54-pin TSOP II pinout (Top View) [1]





Figure 2. 48-ball VFBGA pinout (Top View) [1]



#### Note

<sup>1.</sup> NC pins are not connected on the die.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested. Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied ......—55 °C to +125 °C Supply voltage 

DC input voltage [2]	0.5 V to V <sub>CC</sub> + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, method 3015)	>2001 V
Latch-up current	> 140 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>	
Industrial	–40 °C to +85 °C	$3.3~\textrm{V}\pm0.3~\textrm{V}$	

## **DC Electrical Characteristics**

Over the Operating Range

Parameter	Description		Test Conditions		-10ns		Unit
Parameter	Desc	приоп	rest Conditions	Min	Typ <sup>[3]</sup>	Max	Ullit
V <sub>OH</sub>	Output HIGH	2.2 V to 2.7 V	Min $V_{CC}$ , $I_{OH} = -1.0 \text{ mA}$	2.0	-	-	V
	voltage	2.7 V to 3.0 V	Min $V_{CC}$ , $I_{OH} = -4.0 \text{ mA}$	2.2	-	_	
		3.0 V to 3.6 V	Min $V_{CC}$ , $I_{OH} = -4.0 \text{ mA}$	2.4	-	_	
V <sub>OL</sub>	Output LOW	2.2 V to 2.7 V	Min V <sub>CC</sub> , I <sub>OL</sub> = 2.0 mA	-	-	0.4	V
	voltage	2.7 V to 3.6 V	Min V <sub>CC</sub> , I <sub>OL</sub> = 8.0 mA	-	-	0.4	
V <sub>IH</sub>	Input HIGH	2.2 V to 2.7 V	-	2.0	-	V <sub>CC</sub> + 0.3	V
	voltage	2.7 V to 3.6 V	-	2.0	-	V <sub>CC</sub> + 0.3	
V <sub>IL</sub>	Input LOW	2.2 V to 2.7 V	-	-0.3	-	0.6	V
	voltage [2]	2.7 V to 3.6 V	-	-0.3	-	0.8	
I <sub>IX</sub>	Input leakage c	urrent	$GND \leq V_{IN} \leq V_{CC}$	-1		+1	μА
I <sub>OZ</sub>	Output leakage	current	GND $\leq$ V <sub>OUT</sub> $\leq$ V <sub>CC</sub> , Output disabled	-1		+1	μА
I <sub>CC</sub>	V <sub>CC</sub> operating supply current		$V_{CC}$ = Max, f = $f_{MAX}$ = $1/t_{RC}$ , $I_{OUT}$ = 0 mA, CMOS levels	_	90	110	mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs		$\begin{aligned} &\text{Max V}_{\text{CC}},  \overline{\text{CE}}_1 \geq \text{V}_{\text{IH}},  \text{CE}_2 \leq \text{V}_{\text{IL}}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}}  \text{or}  \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}},  \text{f} = \text{f}_{\text{MAX}} \end{aligned}$	-	_	40	mA
I <sub>SB2</sub>	Automatic CE p current – CMOS		$\begin{array}{l} \underline{\text{Max}} \ V_{CC}, \\ CE_1 \geq V_{CC} - 0.3 \ \text{V, } CE_2 \leq 0.3 \ \text{V,} \\ V_{\text{IN}} \geq V_{CC} - 0.3 \ \text{V or } V_{\text{IN}} \leq 0.3 \ \text{V, } f = 0 \end{array}$	_	20	30	mA

## Notes

Document Number: 002-00046 Rev. \*B Page 4 of 15

<sup>2.</sup> V<sub>IL(min)</sub> = -2.0 V and V<sub>IH(max)</sub> = V<sub>CC</sub> + 2 V for pulse durations of less than 20 ns.
3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at Vcc = 3 V (for Vcc range of 2.2 V-3.6 V)



## Capacitance


Parameter [4]	Description	Test Conditions	TSOP II	VFBGA	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	10	10	pF
C <sub>OUT</sub>	IO capacitance		10	10	pF

## **Thermal Resistance**

Parameter [4]	Description	Test Conditions	TSOP II	VFBGA	Unit
$\Theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board	93.63	31.50	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		21.58	15.75	°C/W

## **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms [5]



#### Notes

<sup>4.</sup> Tested initially and after any design or process changes that may affect these parameters.

<sup>5.</sup> Full device AC operation assumes a 100- $\mu$ s ramp time from 0 to  $V_{CC(min)}$  and 100- $\mu$ s wait time after  $V_{CC}$  stabilization.



## **Data Retention Characteristics**

Over the Operating Range

Parameter Description		Conditions	Min	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention	_	1.0	-	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = V_{DR}, \overline{CE}_1 \ge V_{CC} - 0.2 \text{ V, } CE_2 \le 0.2 \text{ V,} $ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	-	30	mA
t <sub>CDR</sub> <sup>[6]</sup>	Chip deselect to data retention time	-	0	_	ns
t <sub>R</sub> <sup>[7]</sup>	Operation recovery time	-	10	_	ns

## **Data Retention Waveform**





<sup>Notes
6. Tested initially and after any design or process changes that may affect these parameters.
7. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> > 100 μs or stable at V<sub>CC(min.)</sub> > 100 μs.</sup> 



## **AC Switching Characteristics**

Over the Operating Range

Parameter [8]	Post total	-1	10	
Parameter [9]	Description	Min	Max	Unit
Read Cycle				•
t <sub>power</sub>	V <sub>CC</sub> (typical) to the first access <sup>[9, 10]</sup>	100	_	μS
t <sub>RC</sub>	Read cycle time	10	_	ns
t <sub>AA</sub>	Address to data valid	_	10	ns
t <sub>OHA</sub>	Data hold from address change	3	_	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to data valid	-	10	ns
t <sub>DOE</sub>	OE LOW to data valid	-	5	ns
t <sub>LZOE</sub>	OE LOW to low Z [11, 12, 13]	0	-	ns
t <sub>HZOE</sub>	OE HIGH to high Z [11, 12, 13]	-	5	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to low Z [11, 12, 13]	3	_	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to high Z [11, 12, 13]	_	5	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to power-up [10]	0	_	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to power-down [10]	_	10	ns
Write Cycle [14	, 15]	<u>.</u>		•
t <sub>WC</sub>	Write cycle time	10	_	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to write end	7	_	ns
t <sub>AW</sub>	Address setup to write end	7	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	7	_	ns
t <sub>SD</sub>	Data setup to write end	5	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low Z [11, 12, 13]	3	_	ns
t <sub>HZWE</sub>	WE LOW to high Z [11, 12, 13]	_	5	ns

#### Notes

- 8. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V. Test conditions for the read cycle use output loading shown in (a) of Figure 3 on page 5, unless specified otherwise.
- 9. t<sub>POWER</sub> gives the minimum amount of time that the power supply is at typical V<sub>CC</sub> values until the first memory access is performed.
- 10. These parameters are guaranteed by design and are not tested.
- 11. t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>LZOE</sub>, and t<sub>LZWE</sub> are specified with a load capacitance of 5 pF as in (b) of Figure 3 on page 5. Transition is measured ±200 mV from steady state voltage.

  12. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device. These parameters are guaranteed by design and are not tested.
- 13. Tested initially and after any design or process changes that may affect these parameters.
- The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. CE<sub>1</sub> and WE are LOW along with CE<sub>2</sub> HIGH to initiate a write, and the transition of any of these signals can terminate. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
   The minimum write cycle time for Write Cycle No. 2 (WE Controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



## **Switching Waveforms**

Figure 5. Read Cycle No. 1 (Address Transition Controlled) [16, 17]





Figure 6. Read Cycle No. 2 (OE Controlled) [17, 18]



<sup>16.</sup> The device is continuously selected.  $\overline{CE}_1 = V_{IL}$ , and  $CE_2 = V_{IH}$ . 17.  $\overline{WE}$  is HIGH for read cycle.

<sup>18.</sup> Address valid before or similar to  $\overline{\text{CE}}_1$  transition LOW and  $\text{CE}_2$  transition HIGH.



## Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 (CE Controlled) [19, 20, 21, 22]





Figure 8. Write Cycle No. 2 (WE Controlled, OE LOW) [19, 20, 21, 22]



## Note<u>s</u>

- 19. CE is a shorthand combination of both CE<sub>1</sub> and CE<sub>2</sub> combined. It is active LOW.

  20. Data I/O is high impedance if OE = V<sub>IH</sub>.

  21. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.

  22. The internal write time of the memory is defined by the overlap of WE = VIL, CE = VIL. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.




## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	Х	Х	Х	High Z	Power-down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	High Z	Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Н	Data out	Read all bits	Active (I <sub>CC</sub> )
L	Н	Х	L	Data in	Write all bits	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )

## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1069GN30-10ZSXI	51-85160	54-pin TSOP II (Pb-free)	Industrial
	CY7C1069GN30-10ZSXIT	51-85160	54-pin TSOP II (Pb-free), Tape and Reel	
	CY7C1069GN30-10BVXI	51-85150	48-ball VFBGA (Pb-free)	
	CY7C1069GN30-10BVXIT	51-85150	48-ball VFBGA (Pb-free), Tape and Reel	


## **Ordering Code Definitions**





## **Package Diagrams**

Figure 9. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Z54-II Package Outline, 51-85160





51-85160 \*E



## Package Diagrams (continued)

Figure 10. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150





NOTE:

51-85150 \*H



## **Acronyms**

Acronym	Description			
CE	chip enable			
CMOS	complementary metal oxide semiconductor			
I/O	input/output			
OE	output enable			
SRAM	static random access memory			
VFBGA	very fine-pitch ball grid array			
TSOP	thin small outline package			
TTL	transistor-transistor logic			
WE	write enable			

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
μS	microsecond			
mA	milliampere			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

Document Title: CY7C1069GN, 16-Mbit (2M × 8) Static RAM Document Number: 002-00046							
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change			
**	4948206	NILE	10/13/2015	New data sheet			
*A	5437942	NILE	09/15/2016	Updated DC Electrical Characteristics: Removed Operating Range "2.7 V to 3.6 V" and all values corresponding to $V_{OH}$ parameter. Included Operating Ranges "2.7 V to 3.0 V" and "3.0 V to 3.6 V" and all values corresponding to $V_{OH}$ parameter. Updated Ordering Information: Updated part numbers. Updated Ordering Code Definitions. Updated to new template. Completing Sunset Review.			
*B	5999403	AESATMP8	12/19/2017	Updated logo and Copyright.			

Document Number: 002-00046 Rev. \*B Page 14 of 15



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/touch cypress.com/usb

cypress.com/wireless

#### **Products**

Touch Sensing

USB Controllers
Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not l

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-00046 Rev. \*B Revised December 19, 2017 Page 15 of 15