


Block Diagram



Pinout Table

Pin Number	Pin Name	Description
1, 10, 34	GND	Ground. Includes external paddle (EPAD).
2	VDDO_25	Power Supply Connection for the 25M CMOS Buffer.
3	NC	No Connect. This pin should be left floating.
4	CLK_25	CMOS 25 MHz Output.
5	VDDCORE	Power Supply Connection for the Crystal Oscillator.
6, 7	XIN, XOUT	External 25 MHz Crystal.
8	REFIN	25 MHz Reference Clock Input. Tie low when not in use.
9	IN_SEL	Logic Input. Used to select the reference source.
11	VDDPLL1	Power Supply Connection for the GbE PLL.
14, 36	BP1, BP2	These pins are for bypassing each LDO to ground with a 220 nF capacitor.
15	VDDPLL1	Power Supply Connection for the GbE VCO.
16	VDDO_156	Power Supply Connection for the 156M LVPECL/LVDS Output Buffer and Output Dividers.
17	CLK_156	LVPECL/LVDS Output at 156.25 MHz.
18	CLK_156#	Complementary LVPECL/LVDS Output at 156.25 MHz.
19	CLK_100_1	LVPECL/LVDS Output at 100 MHz or 125 MHz. Selected by FRE_SEL pin strapping.
20	CLK_100#_1	Complementary LVPECL/LVDS Output at 100 MHz or 125 MHz.

Pinout Table (continued from previous page)

Pin No.	Pin Name	Description
21	CLK_100_2	LVPECL/LVDS Output at 100 MHz or 125 MHz. Selected by FRE_SEL pin strapping.
22	CLK_100#_2	Complementary LVPECL/LVDS Output at 100 MHz or 125 MHz.
23	CLK_33	CMOS 33.33 MHz Output.
24	VDDO_33	Power Supply Connection for the 33M CMOS Output Buffer and Output Dividers.
25	VDDO_100	Power Supply Connection for the 100M/125M LVPECL/LVDS Output Buffer and Output Dividers.
26	VDDPLL1	Power Supply Connection for the GbE PLL Feedback Divider.
27	FRE_SEL	Logic Input. Used to configure output drivers.
28	VDDPLL2	Power Supply Connection for the FC PLL Feedback Divider.
29	CLK_106#_1	Complementary LVPECL/LVDS Output at 106.25 MHz.
30	CLK_106_1	LVPECL/LVDS Output at 106.25 MHz.
31	CLK_106#_2	Complementary LVPECL/LVDS Output at 106.25 MHz.
32	CLK_106_2	LVPECL/LVDS Output at 106.25 MHz.
33	VDDO_106	Power Supply Connection for the 106.25 MHz LVPECL/LVDS Output Buffer and Output Dividers.
35	VDDPLL2	Power Supply Connection for the FC VCO.
37	OE_33#	Forces the 33.33 MHz output into a low state.
39	VDDPLL2	Power Supply Connection for the FC PLL.
40	VDDCORE	Power Supply Connection for Miscellaneous Logic.

Function Tables

INSEL Definition

IN_SEL	Input
0	External reference clock
1 or NC	External Xtal

FRE_SEL Definition

FRE_SEL	Pin 19 and pin 20	Pin 21 and pin 22
0	125 MHz	125 MHz
1	100 MHz	100 MHz
NC	125 MHz	100 MHz

OE_33# Definition

OE_33#	CLK_33
0 or NC	33.33MHz
1	Low

Maximum Ratings (Above which the useful life may be impaired. For user guidelines, not tested)

Storage temperature.....	-65°C to +155°C
Ambient Operating Temperature.....	-40°C to +85°C
3.3V Analog Supply Voltage.....	-0.5 to +4.6V

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions

Symbol	Description	Test Conditions	Min	Type	Max	Unit
V _{DD}	Power supply	-	3.0	-	3.6	V
I _{DD}	Total Power Supply Current	All output frequencies. LVDS outputs	-	-	315	mA
		All output frequencies. LVPECL outputs	-	-	400	mA
T _A	Operating temperature	-	-40		+85	°C

LVCMOS DC Electrical Characteristics (Over Operating Conditions)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{IH}	Input High Voltage	IN_SEL, OE_33#, and REFIN	2	-	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	IN_SEL, OE_33#, and REFIN	-0.3	-	0.8	V
V _{IH}	Input High Voltage	FRE_SEL	2/3V _{DD} +0.2	-		V
V _{IL}	Input Low Voltage	FRE_SEL		-	1/3V _{DD} -0.2	V
V _{OH}	Output High Voltage	I _{OH} = -1mA	V _{DD} -0.1	-	-	V
V _{OL}	Output Low Voltage	I _{OL} = 1mA	-	-	0.1	V
I _{IH}	Input High Current	V _{IN} = V _{DD} , IN_SEL	-	-	1.0	μA
		V _{IN} = V _{DD} , FRE_SEL			45	
		V _{IN} = V _{DD} , OE_33#			240	
I _{IL}	Input Low Current	V _{IN} = 0V, IN_SEL	-155	-		μA
		V _{IN} = 0V, FRE_SEL	-30			
		V _{IN} = 0V, OE_33#	-3.0			

LVCMOS DC Electrical Characteristics (Over Operating Conditions) Continued..

R _{PU}	Internal pull up resistance	IN_SEL	-	30		KΩ
		FRE_SEL		150		
R _{DN}	Internal pull down resistance	OE_33#	-	16	-	KΩ
		FRE_SEL		100		
D _C	Duty Cycle		47		53	%

LVPECL DC Electrical Characteristics (Over Operating Conditions) - For PI6LC4872-01 only

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{OH}	Output High Voltage	-	V _{DD} -1.24	-	V _{DD} -0.83	V
V _{OL}	Output Low Voltage	-	V _{DD} -2.07	-	V _{DD} -1.62	V
V _{OD}	Output differential voltage	-	700	-	950	mV
D _C	Duty Cycle		48		52	%

LVDS DC Electrical Characteristics (Over Operating Conditions) - For PI6LC4872-02 only

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{OD}	Output differential voltage	-	250	-	475	mV
ΔV _{OD}	Difference between V _{OD}	-		-	25	mV
V _{OS}	Output offset voltage	-	1.125	-	1.375	V
ΔV _{OS}	Difference between V _{OS}	-		-	25	mV
D _C	Duty Cycle		48		52	%

AC Switching Characteristics (Over Operating Conditions), Typical is given for VDD=3.3V, TA=25C

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Fin	Input Frequency	-		25		MHz
T _{OE}	Output enable time				100	ns
T _{OEB}	Output disable time				100	ns
LVPECL (For PI6LC4872-01 only)						
T _r /T _f	Output Rise/Fall time	Termination =200Ohm to 0V; C _L =0pf; 20% to 80% measured dif-ferentially		600	880	ps
J _{phase}	Phase jitter (12kHz to 20MHz), RMS	Output frequency: 156.25MHz, output combination=1x156.25MHz, 1x100MHz, 1x125MHz, 2x106.25MHz	-	510	-	fs
		Output frequency: 125MHz, out-put combination=1x156.25MHz, 1x100MHz, 1x125MHz, 2x106.25MHz, 33MHz off	-	560	-	
		Output frequency: 125MHz, out-put combination=1x156.25MHz, 1x100MHz, 1x125MHz, 2x106.25MHz, 33MHz on	-	600	-	
		Output frequency: 106.25MHz, output combination=1x156.25MHz, 1x100MHz, 1x125MHz, 2x106.25MHz	-	530	-	
		Output frequency: 100MHz, out-put combination=1x156.25MHz, 1x100MHz, 1x125MHz, 2x106.25MHz	-	600	-	
LVDS (For PI6LC4872-02 only)						
T _r /T _f	Output Rise/Fall time	Termination =100Ohm differential; C _L =0pf; 20% to 80% measured dif-ferentially	160	-	540	ps

AC Switching Characteristics (Over Operating Conditions), Typical is given for VDD=3.3V, TA=25C Cont..)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
J _{phase}	Phase jitter (12kHz to 20MHz), RMS	Output frequency: 156.25MHz, output combination=1x156.25MHz, 1x100MHz, 1x125MHz, 2x106.25MHz	-	460	-	fs
		Output frequency: 125MHz, output combination=1x156.25MHz, 1x100MHz, 1x125MHz, 2x106.25MHz, 33MHz off	-	470	-	
		Output frequency: 125MHz, output combination=1x156.25MHz, 1x100MHz, 1x125MHz, 2x106.25MHz, 33MHz on	-	480	-	
		Output frequency: 106.25MHz, output combination=1x156.25MHz, 1x100MHz, 1x125MHz, 2x106.25MHz	-	490	-	
		Output frequency: 100MHz, output combination=1x156.25MHz, 1x100MHz, 1x125MHz, 2x106.25MHz	-	520	-	
CMOS						
T _r /T _f	Output Rise/Fall time	Termination =50Ohm to 0V; CL=5pf; 20% to 80%	250	500	2500	ps
J _{phase}	Phase jitter (12kHz to 5MHz), RMS	Output frequency: 25MHz, output combination=1x156.25MHz, 1x100MHz, 1x125MHz, 2x106.25MHz	-	200	-	fs
		Output frequency: 33MHz, output combination=1x156.25MHz, 1x100MHz, 1x125MHz, 2x106.25MHz	-	505	-	

Crystal Specification

Parameter	Conditions	Min.	Typ.	Max.	Unit
Frequency	Fundamental mode		25		MHz
ESR				50	Ω
Load capacitance			14		pF
Stability		-30		30	ppm
Phase noise	@ 1kHz offset		-135		dBc/Hz




Figure 1. Configuration Test Load Board Termination for LVPECL Output




Figure 2. Configuration Test Load Board Termination for LVDS output





Figure 3. Configuration Test Load Board Termination for LVCMOS output

Application Notes

Crystal circuit connection

The following diagram shows PI6LC4872 crystal circuit connection with a parallel crystal. For the $C_L=18\text{pF}$ crystal, it is suggested to use $C1=27\text{pF}$, $C2=33\text{pF}$. $C1$ and $C2$ can be adjusted to fine tune to the target ppm of crystal oscillator according to different board layouts.

Crystal Oscillator Circuit




Recommended Crystal Specification

Pericom recommends:

- a) GC2500003 XTAL 49S/SMD(4.0 mm), 25M, $CL=18\text{pF}$, $\pm 30\text{ppm}$, http://www.pericom.com/pdf/datasheets/se/GC_GF.pdf
- b) FY2500081, SMD 5x3.2(4P), 25M, $CL=18\text{pF}$, $\pm 30\text{ppm}$, http://www.pericom.com/pdf/datasheets/se/FY_F9.pdf
- c) FL2500047, SMD 3.2x2.5(4P), 25M, $CL=18\text{pF}$, $\pm 20\text{ppm}$, <http://www.pericom.com/pdf/datasheets/se/FL.pdf>

Packaging Mechanical: 40-Pin QFN (ZD)



Ordering Information

Ordering Code	Package Code	Package Type	Output Signaling	Operating Temperature
PI6LC4872-01ZDIE	ZD	Pb-free & Green, 40-pin QFN	LVPECL Outputs	Industrial
PI6LC4872-02ZDIE	ZD	Pb-free & Green, 40-pin QFN	LVDS Outputs	Industrial