







SCLS400J – APRIL 1998 – REVISED MARCH 2023

SN74LV175A Quadruple D-Type Flip-Flops With Clear

1 Features

- V_{CC} operation of 2 V to 5.5
- Maximum t_{pd} of 7.5 ns at 5 V
- Typical V_{OLP} (output ground bounce)
 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (output V_{OH} undershoot)
 2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} supports partial-power-down mode operation
- Supports mixed-mode voltage operation on all ports
- Contains four flip-flops with double-rail outputs

2 Applications


- · Buffer or storage registers
- Shift registers
- Pattern generators

3 Description

The SN74LV175A device is quadruple D-type flip-flops designed for 2 V to 5.5 V V_{CC} operation. These devices have a direct clear (\overline{CLR}) input and feature complementary outputs from each flip-flop.

Package Information

DEVICE NUMBER	NUMBER PACKAGE BODY SIZE (N							
	SOIC (16)	9.9 mm × 3.9 mm						
CN1741 \/475 A	SOP (16)	10.3 mm × 1.95 mm						
SN74LV175A	TSSOP (16)	5 mm × 4.4 mm						
	TVSOP (16)	3.6 mm × 4.4 mm						



Logic Diagram (Positive Logic)



Table of Contents

1 Features1	8 Detailed Description	10
2 Applications1	8.1 Overview	10
3 Description1	8.2 Functional Block Diagram	10
4 Revision History2	8.3 Feature Description	.11
5 Pin Configurations and Functions3	8.4 Device Functional Modes	.11
6 Specifications4	9 Application and Implementation	12
6.1 Absolute Maximum Ratings4	9.1 Application Information	
6.2 ESD Ratings4	9.2 Typical Application	12
6.3 Recommended Operating Conditions5	9.3 Power Supply Recommendations	13
6.4 Thermal Information5	9.4 Layout	13
6.5 Electrical Characteristics5	10 Device and Documentation Support	.14
6.6 Timing Requirements, V _{CC} = 2.5 V ± 0.2 V6	10.1 Documentation Support	14
6.7 Timing Requirements, V _{CC} = 3.3 V ± 0.3 V6	10.2 Receiving Notification of Documentation Updates	.14
6.8 Timing Requirements, V _{CC} = 5 V ± 0.5 V7	10.3 Support Resources	14
6.9 Switching Characteristics, V _{CC} = 2.5 V ± 0.2 V7	10.4 Trademarks	14
6.10 Switching Characteristics, VCC = 3.5 V ± 0.3 V 7	10.5 Electrostatic Discharge Caution	14
6.11 Timing Requirements, V _{CC} = 5 V ± 0.5 V8	10.6 Glossary	14
6.12 Noise Characteristics8	11 Mechanical, Packaging, and Orderable	
6.13 Operating Characteristics8	Information	14
7 Parameter Measurement Information9		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

	9	•	•			
(hanges from Revisi	on I (January 2	2023) to Revisio	n J (March 2023)		Page
•	Updated thermal va	alues for PW pa	ckage from RθJA	= 108 to 138.7, all	values in °C/W	5
(hanges from Revis	on H (Decemb	er 2022) to Revis	sion I (January 202	23)	Page
•	Added Typical App	lication section,	Layout Example,	Pin Function table,	and <i>Pin Configuration</i> ir	nage1
(hanges from Revisi	on G (April 200)5) to Revision H	l (December 2022)		Page
•	Updated the forma	for tables, figur	es, and cross-ref	erences throughout	the document	1



5 Pin Configurations and Functions




Figure 5-1. D, DGV, NS, or PW Package (Top View)

Table 5-1. Pin Functions

PIN		TYPE	DESCRIPTION			
NO.	NAME	IIPE				
1	CLR	I	Clear Pin			
2	1Q	0	1Q Output			
3	1Q	0	1Q Output			
4	1D	I	1D Input			
5	2D	I	2D Input			
6	2Q	0	2Q Output			
7	2Q	0	2Q Output			
8	GND	_	Ground Pin			
9	CLK	I	Clock Input			
10	3Q	0	3Q Output			
11	3 Q	0	3QOutput			
12	3D	I	3D Input			
13	4D	I	4D Input			
14	4 Q	0	4QOutput			
15	4Q	0	4Q Output			
16	V _{CC}	_	Power Pin			



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range		-0.5	7	V
Vo	/oltage range applied to any output in the high-impedance or power-off state		-0.5	7	V
Vo	Output voltage range	Output voltage range		V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GND	Continuous current through V _{CC} or GND		±50	mA
T _{stg}	Storage temperature range		-65	150	°C

6.2 ESD Ratings

			VALUE	UNIT
	Human-Body Model (A114-A)	±2000		
V _(ESD)	Electrostatic discharge	Machine Model (A115-A)	±200	V
		Charged-Device Model (C101)	±1000	



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
V		V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		V
V_{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		
		V _{CC} = 2 V		0.5	
V	Low level input valtage	V _{CC} = 2.3 V to 2.7 V		V _{CC} × 0.3	V
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} × 0.3	V
		V _{CC} = 4.5 V to 5.5 V		V _{CC} × 0.3	
VI	Input voltage	,	0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 2 V		-50	μA
	High land and and annual	V _{CC} = 2.3 V to 2.7 V		-2	
I _{OH}	High-level output current	V _{CC} = 3 V to 3.6 V		-6	mA
		V _{CC} = 4.5 V to 5.5 V		-12	
		V _{CC} = 2 V		50	μA
	Low lovel output ourrent	V _{CC} = 2.3 V to 2.7 V		2	
I _{OL}	Low-level output current	V _{CC} = 3 V to 3.6 V		6	mA
		V _{CC} = 4.5 V to 5.5 V		12	
		V _{CC} = 2.3 V to 2.7 V		200	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20	
T _A	Operating free-air temperature		-40	85	°C

6.4 Thermal Information

	THERMAL METRIC		DB	DGV	NS	PW	UNIT
THERMAL METRIC				16 PINS			UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73	82	20	64	138.7	°C/W

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1			
V _{OH}	I _{OH} = -2 mA	2.3 V	2			V
	I _{OH} = -6 mA	3 V	2.48			
	I _{OH} = -12 mA	4.5 V	3.8			
	Ι _{ΟL} = 50 μΑ	2 V to 5.5 V			0.1	
V _{OL}	I _{OL} = 2 mA	2.3 V			0.4	V
	I _{OL} = 6 mA	3 V			0.44	
	I _{OL} = 12 mA	4.5 V			0.55	
I _I	V _I = 5.5 V or GND	0 to 5.5 V			±1	μA
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μΑ



over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _{off}	V_I or $V_O = 0$ to 5.5 V	0 V			5	μΑ
Ci	V _I = V _{CC} or GND	3.3 V		1.4		pF

6.6 Timing Requirements, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted)

				5°C	SN74LV1	75A	UNIT
				MAX	MIN	MAX	UNII
t _w Pulse duration	CLR low	6		6		20	
	Pulse duration	CLK high or low	6.5		7		ns
	Setup time before CLK↑	Data	7		7.5		20
t _{su}		CLR inactive	7		7.5		ns
t _h	Hold time, data after CLK↑		0.5		1		ns

6.7 Timing Requirements, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted)

			T _A = 25	°C	SN74LV175A		UNIT
			MIN	MAX	MIN	MAX	UNII
	t _w Pulse duration	CLR low	5		5		20
I _W		CLK high or low	5		5		ns
	Setup time before CLK↑	Data	5		5		ns
L _{su}	Setup time before CER	CLR inactive	5		5		115
t _h	Hold time, data after CLK↑		1		1		ns



6.8 Timing Requirements, V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted)

			T _A = 25	°C	SN74LV1	UNIT		
			MIN	MAX	MIN	MAX	ONII	
	Pulse duration	CLR low	5		5		ne	
t _w	Pulse duration	CLK high or low	5		5		ns	
	Setup time before CLK↑	Data	4		4		no	
t _{su}		CLR inactive	5		5		ns	
t _h	Hold time, data after CLK↑		1		1		ns	

6.9 Switching Characteristics, V_{CC} = 2.5 V \pm 0.2 V

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	LOAD	T,	_λ = 25°C		SN74LV1	75A	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	ONII	
£			C _L = 15 pF	50	105		45		MHz	
f _{max}			C _L = 50 pF	40	80		35		IVITZ	
t _{pd}	CLR	Any	C = 15 pE		7.9	16.6	1	20	ns	
t _{pd}	CLK	Any	C _L = 15 pF		9.3	18.8	1	22	ns	
t _{sk(o)}	CLR	Any			10.4	21.6	1	25.5	ns	
t _{PHL}	CLK	Any	$C_L = 50 pF$		12	23.3	1	27	ns	
t _{sk(o)}						2		2	ns	

over operating free-air temperature range (unless otherwise noted)

6.10 Switching Characteristics, VCC = 3.5 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	LOAD	T	= 25°C		SN74LV1	75A	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	ONT	
f			$C_L = 15 pF$	90	155		75		MHz	
f _{max}			C _L = 50 pF	50	120		45		IVITIZ	
	CLR	Any	C ₁ = 15 pF		5.5	10.1	1	12	ns	
	CLK	Ally	C _L = 15 pr		6.5	11.5	1	13.5		
t _{pd}	CLR	Any	C = 50 pF		7.4	13.6	1	15.5	20	
	CLK	Ally	C _L = 50 pF		8.4	15	1	17	ns	
t _{sk(o)}			C _L = 50 pF			1.5		1.5	ns	



6.11 Timing Requirements, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	LOAD	Т	_A = 25°C		SN74LV1	75A	UNIT	
PARAWEIER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	ONII	
f			C _L = 15 pF	150	215		125		MHz	
f _{max}			C _L = 50 pF	85	165		75		IVITZ	
	CLR	Amy	C = 15 pF		3.7	6.4	1	7.5		
4	CLK	Any	$C_L = 15 pF$		4.6	7.3	1	8.5	ns	
t _{pd}	CLR	Amy	C _L = 50 pF		5.3	8.4	1	9.5	l ns	
	CLK	Any			6	9.3	1	10.5		
t _{sk(o)}			C _L = 50 pF			1		1	ns	

6.12 Noise Characteristics

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$

	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.3	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.3	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3		V
V _{IH(D)}	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V

6.13 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST C	ONDITIONS	V _{CC}	TYP	UNIT
C	Power dissipation capacitance	C = 50 pE	f = 10 MHz	3.3 V	13.6	۲.
C _{pd}	Fower dissipation capacitance	C _L = 50 pF	1 – 10 MHZ	5 V	14.5	p⊦


Product Folder Links: SN74LV175A

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



7 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The SN74LV175A device is an octal D-type flip-flop designed for 2 V to 5.5 V V_{CC} operation.

Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.

This device is a positive-edge-triggered flip-flop with direct clear ($\overline{\text{CLR}}$) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN74LV175A device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

8.2 Functional Block Diagram




Figure 8-1. Logic Diagram (Positive Logic)



8.3 Feature Description

8.4 Device Functional Modes

Table 8-1. Function Table

	INPUTS		OUTPUTS					
CLR	CLK	D	Qo	Q				
L	Х	Х	L	Н				
Н	1	Н	Н	L				
Н	1	L	L	Н				
Н	L	Х	Qo	Q				

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74LV175A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be retained or latched. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are tolerant to 5.5 V at any valid V_{CC} . This feature makes it Ideal for translating down to the V_{CC} level. Figure 9-2 shows the reduction in ringing compared to higher drive parts such as the AC or LVC families of logic parts.

9.2 Typical Application




Figure 9-1. Typical Application Schematic

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
- Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; it will, however, ensure optimal
 performance. This can be accomplished by providing short, appropriately sized traces from the SN74LV175A
 to one or more of the receiving devices.

Product Folder Links: SN74LV175A

Submit Document Feedback

- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_{O(max)}) \Omega$. This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in M Ω ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

9.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1 μ F capacitor is recommended. If there are multiple V_{CC} terminals then 0.01 μ F or 0.022 μ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1 μ F and 1.0 μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

9.4 Layout

9.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in the Layout Example for SN74LV175A are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC}, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver.

9.4.1.1 Layout Example




Figure 9-2. Layout Example for SN74LV175A



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application report

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LV175A

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 1-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
part number	(1)	(2)			(3)	(4)	(5)		(6)
SN74LV175AD	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-40 to 85	LV175A
SN74LV175ADGVR	Active	Production	TVSOP (DGV) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV175A
SN74LV175ADR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV175A
SN74LV175ANSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV175A
SN74LV175APW	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-40 to 85	LV175A
SN74LV175APWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	LV175A
SN74LV175APWT	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-40 to 85	LV175A

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.





www.ti.com 1-May-2025



www.ti.com 13-May-2025


TAPE AND REEL INFORMATION

REEL DIMENSIONS Reel Diameter Reel Width (W1)

TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV175ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV175ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV175ANSR	SOP	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV175APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV175APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 13-May-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV175ADGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
SN74LV175ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LV175ANSR	SOP	NS	16	2000	356.0	356.0	35.0
SN74LV175APWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV175APWR	TSSOP	PW	16	2000	356.0	356.0	35.0

DGV (R-PDSO-G**)

•

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.


D. Falls within JEDEC: 24/48 Pins – MO-153

14/16/20/56 Pins - MO-194





SOP



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOF




NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- a. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated