

Accelerometer Series

Kionix™ Technology Accelerometer IC



KX022ACR-Z

General Description

KX022ACR-Z is a MEMS capacitive 3-axis accelerometer using Kionix™ Technology. (Note 1) Acceleration ranges of ± 2 g, ± 4 g, ± 8 g and ± 16 g are supported. Acceleration sensing is based on the principle of a differential capacitance arising from acceleration-induced motion of the sense element which further utilize common mode cancellation to decrease errors from process variation, temperature, and environmental stress.

(Note 1) Kionix™ Technology is defined by the proprietary plasma micromachining process and the technology to hermetically seal at a wafer level by bonding the silicon lid wafer to the device wafer.

Key Specifications

- Acceleration Range: ± 2 g, ± 4 g, ± 8 g or ± 16 g
- Wake-up and Back-to-sleep Engine
- Threshold Resolution: 3.9 mg/counts
- Output Data Rate: 0.781 Hz to 1600 Hz
- Embedded Buffer: 43 or 86 Stored Samples
- Operating Temperature Range: -40 °C to $+85$ °C

Package

VLGA012AV02A

W (Typ) x D (Typ) x H (Max)

2.0 mm x 2.0 mm x 1.0 mm



Features

- Kionix™ Technology (Note 1)
- Selectable Acceleration Range and Output Data Rate
- Selectable Low Power or High Resolution Mode
- Digital High-pass Filter Outputs
- Embedded Buffer
- Configurable Low Power Mode for Noise and Power
- Enhanced integrated Free Fall, Directional Single-tap/Double-tap, and Tilt Position Functions
- Configurable Wake-up / Back-to-sleep Function
- Digital I²C up to 400 kHz
- Digital SPI up to 10 MHz
- Lead-free Solderability
- Excellent Temperature Performance
- High Shock Survivability
- Factory Programmed Offset and Sensitivity
- Self-test Function

Applications

- Mobile, Wearable, Hearable
- Healthcare, Fitness
- PC, Tablet, Game, Smart Audio
- Home Appliance, Office Equipment

Typical Application Circuit and Block Diagram



Kionix™ is a trademark or a registered trademark of ROHM Co., Ltd.

○Product structure: Silicon integrated circuit ○This product has no designed protection against radioactive rays.

Contents

General Description 1

Features 1

Applications 1

Key Specifications 1

Package 1

Typical Application Circuit and Block Diagram 1

Contents 2

Pin Configuration 3

Pin Description 3

Absolute Maximum Ratings 4

Thermal Resistance 4

Recommended Operating Conditions 4

Electrical Characteristics 5

I²C Bus Timing Characteristics 6

I²C Bus Communication 6

4-Wire SPI Bus Timing Characteristics 7

3-Wire SPI Bus Timing Characteristics 8

Register Map 9

Motion Interrupt 36

Failure Report Function 37

Sample Buffer Feature Description 38

Buffer Operation 39

Typical Performance Curves 44

Power On Procedure 45

Orientation 46

Application Example 48

I/O Equivalence Circuits 48

Operational Notes 49

Ordering Information 51


Marking Diagram 51

Physical Dimension and Packing Information 52

Revision History 53

Pin Configuration

Top View



Pin Description

Pin No.	Pin Name	Function
1	SDO/ADDR	Serial Data Out pin during 4-wire SPI communication and the LSB(Least Significant Bit) setting pin of the Target address during I ² C communication. Do not leave floating when using I ² C communication. Pull-up or pull-down when using 4-wire or 3-wire SPI communication.
2	SDI/SDA	SPI Data input / I ² C Serial Data pin ^(Note 1) . Do not leave floating.
3	IO_VDD	Power voltage pin ^(Note 2) .
4	TRIG	Trigger pin for FIFO buffer control. Connect to GND when not using external trigger option.
5	INT1	Physical Interrupt. The pin is in High-impedance state during Power-on sequence and is driven following Power-on sequence. Leave floating if not used.
6	INT2	Physical Interrupt. The pin is in High-impedance state during Power-on sequence and is driven following Power-on sequence. Leave floating if not used.
7	VDD	Power voltage pin ^(Note 2) .
8	GND	Ground
9	GND	Ground
10	nCS	Chip Select (active LOW) for SPI communication. Connect to IO_VDD for I ² C communication. Do not leave floating.
11	N.C.	Not internally connected. Can be connected to VDD, IO_VDD, GND.
12	SCLK/SCL	SPI and I ² C Serial Clock pin ^(Note 1) . Do not leave floating.

(Note 1) When there is other device which is connected to SDA, SCL or INT pins and its signal falls sharply, that might generate undershoot and the pin voltage might go below ground. When such undershoot occurs, a measure like disposing a capacitor near the pins of the device must be taken.

(Note 2) Place a bypass capacitor (0.1 µF) as close as possible to the IC.

Absolute Maximum Ratings(Ta = 25 °C)

Parameter	Symbol	Rating	Unit
Supply Voltage (VDD, IO_VDD)	V _{MAX}	4.5	V
Input/Output Voltage ^(Note 1)	V _{INOUT}	-0.3 to +4.5	V
Storage Temperature Range	T _{stg}	-40 to +125	°C
Maximum Junction Temperature	T _{jmax}	150	°C
Mech. Shock (Powered and Unpowered)	S _{OV}	5000 g for 0.5 ms 10000 g for 0.2 ms	g

(Note 1) SDO/ADDR, SDI/SDA, TRIG, INT1, INT2, nCS, and SCLK/SCL pins

Caution 1: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Caution 2: Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, design a PCB with thermal resistance taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.

Thermal Resistance^(Note 2)

Parameter	Symbol	Thermal Resistance (Typ)		Unit
		1s ^(Note 4)	2s2p ^(Note 5)	
VLGA012AV02A				
Junction to Ambient	θ _{JA}	195.7	131.0	°C/W
Junction to Top Characterization Parameter ^(Note 3)	Ψ _{JT}	8	6	°C/W

(Note 2) Based on JESD51-2A(Still-Air)

(Note 3) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

(Note 4) Using a PCB board based on JESD51-3.

(Note 5) Using a PCB board based on JESD51-7.

Layer Number of Measurement Board	Material	Board Size
Single	FR-4	114.3 mm x 76.2 mm x 1.57 mm

Top	
Copper Pattern	Thickness
Footprints and Traces	70 μm

Layer Number of Measurement Board	Material	Board Size
4 Layers	FR-4	114.3 mm x 76.2 mm x 1.6 mm

Top		2 Internal Layers		Bottom	
Copper Pattern	Thickness	Copper Pattern	Thickness	Copper Pattern	Thickness
Footprints and Traces	70 μm	74.2 mm x 74.2 mm	35 μm	74.2 mm x 74.2 mm	70 μm

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (VDD)	V _{VDD}	1.7	2.5	3.6	V
I/O Pads Supply Voltage (IO_VDD)	V _{IO_VDD}	1.7	2.5	V _{VDD}	V
Input Voltage	V _{IN}	0.0	-	3.6	V
I ² C Communication Rate	f _{SCL_I2C}	-	-	0.4	MHz
SPI Communication Rate	f _{SCL_SPI}	-	-	10	MHz
I ² C Target Address ^(Note 6)	-	1Eh or 1Fh			-
WHO_AM_I register value	-	C8h			-
Output Data Rate ^(Note 7)	-	0.781	50	1600	Hz
Output Signal Bandwidth ^(Note 8)	-	ODR/9 or ODR/2			-
Operating Temperature	Topr	-40	+25	+85	°C

(Note 6) Determined by ADDR pin assignment: GND for 1Eh, IO_VDD for 1Fh.

(Note 7) Typical values. ODR is user-selectable via I²C or SPI. See ODCNTL register for details.

(Note 8) Refers to accelerometer's raw output data.

Electrical Characteristics

(Unless otherwise specified V_{VDD} = 2.5 V, V_{IO_VDD} = 2.5 V, Ta = 25 °C, Acceleration Range = ±2 g)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Current Consumption						
Operating(High Resolution Mode)	I _{dd_HR}	-	220	-	μA	ODR = 400 Hz
Operating(Low Power Mode)	I _{dd_LP}	-	10	-	μA	ODR = 50 Hz ^(Note 1)
Standby Mode	I _{ss}	-	0.9	-	μA	
Logic						
L Input Voltage	V _{IL}	-	-	0.2 x V _{IO_VDD}	V	
H Input Voltage	V _{IH}	0.8 x V _{IO_VDD}	-	-	V	
L Output Voltage ¹ (Note 2)	V _{OL1}	-	-	0.2 x V _{IO_VDD}	V	IO_VDD < 2 V
L Output Voltage ² (Note 2)	V _{OL2}	-	-	0.4	V	IO_VDD ≥ 2 V
H Output Voltage	V _{OH}	0.8 x V _{IO_VDD}	-	-	V	
Boot characteristics						
Start Up Time ^(Note 3)	T _{SU}	-	0.9 + 1000 / ODR	-	ms	
Power Up Time ^(Note 4)	T _{PU}	-	20	50	ms	
Accelerometer characteristics						
Zero-g Offset	-	-	±25	±90	mg	
Zero-g Offset Variation from RT over Temperature	-	-	±0.2	-	mg/°C	
Sensitivity ¹ (Note 5)	-	15401	16384	17367	counts/g	GSEL [1:0] = 0 (±2 g)
Sensitivity ² (Note 5)	-	7700	8192	8684	counts/g	GSEL [1:0] = 1 (±4 g)
Sensitivity ³ (Note 5)	-	3850	4096	4342	counts/g	GSEL [1:0] = 2 (±8 g)
Sensitivity ⁴ (Note 5)	-	1925	2048	2171	counts/g	GSEL [1:0] = 3 (±16 g)
Sensitivity Variation from RT over Temperature	-	-	±0.01	-	%/°C	X,Y-axis
	-	-	±0.03	-	%/°C	Z-axis
Positive Self-test Output Change on Activation	-	-	0.5	-	g	
Mechanical Signal Bandwidth (-3 dB) ^(Note 6)	-	-	3.5	-	kHz	X,Y-axis
	-	-	1.8	-	kHz	Z-axis
Non-Linearity	-	-	±0.6	-	% of FS	
Cross Axis Sensitivity	-	-	2	-	%	
RMS Noise ^(Note 7)	-	-	0.7	-	mg	High Resolution Mode

(Note 1) Current varies with Output Data Rate (ODR) as shown, types and number of enabled digital engines, the average filter control settings, and VDD.
Measured with OWUF [2:0] = 0, OSA [3:0] = 6, AVC [2:0] = 2.

(Note 2) For I²C communication, this assumes a minimum 1.5 kΩ pull-up resistor between SCL/SDA pins and IO_VDD pin.

(Note 3) Start up time is from PC1 = 1 to valid outputs. Time varies with ODR and operation mode settings.


(Note 4) Power up time is from VDD valid to device boot completion.

(Note 5) Resolution and acceleration ranges are user selectable via I²C or SPI. Tolerance specified at ±1 g stimulus.

(Note 6) Signal bandwidth varies with Output Data Rate (ODR), and Low-pass filter setting.

(Note 7) Noise varies with ODR, operation mode, and Low-pass filter settings. Measured with ODR = 50 Hz, RES = 1, IIR_BYPASS = 0, LPRO = 1 settings.

I²C Bus Timing Characteristics



(Unless otherwise specified V_{VDD} = 2.5 V, V_{IO_VDD} = 2.5 V, Ta = 25 °C)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
SCL Clock frequency	f _{SCL}	0	-	400	kHz	
'L' Period of SCL Clock	t _{LOW}	1.3	-	-	μs	
'H' Period of SCL Clock	t _{HIGH}	0.6	-	-	μs	
Setup Time for Repeated START	t _{SU,STA}	0.6	-	-	μs	
Hold Time for START	t _{HD,STA}	0.6	-	-	μs	
Data Setup Time	t _{SU,DAT}	100	-	-	ns	
Data Hold Time	t _{HD,DAT}	0	-	-	μs	
Setup Time for STOP	t _{SU,STO}	0.6	-	-	μs	
Bus Free Time between STOP and START	t _{BUF}	1.3	-	-	μs	

I²C Bus Communication

1. Write Format

(1) Indicate register address

S	Target Address	W 0	ACK	Register Address	ACK	P
---	----------------	--------	-----	------------------	-----	---

(2) Write data after indicating register address

S	Target Address	W 0	ACK	Register Address	ACK		
Data specified at register address field		ACK	...	ACK	Data specified at register address field + N	ACK	P

2. Read Format

(1) Read data after indicating register address

S	Target Address	W 0	ACK	Register Address	ACK	
S	Target Address	R 1	ACK	Data specified at register address field	ACK	
Data specified at register address field + 1	ACK	...	ACK	Data specified at register address field + N	NACK	P


(2) Read data from the specified register

S	Target Address	R 1	ACK	Data specified at register address field	ACK			
Data specified at register address field + 1			ACK	...	ACK	Data specified at register address field + N	NACK	P



4-Wire SPI Bus Timing Characteristics

Timings are with 1 kΩ pull-up resistor and maximum 20 pF load capacitor on SDO. SCLK keeps HIGH when nCS is HIGH (no transmission). The MSB (Most Significant Bit) of the register address byte will indicate '0' when writing to the register and '1' when reading from the register. All commands are sent MSB first. The host must return nCS HIGH for at least one clock cycle(1/f_{SCLK}) before the next data request.




(Unless otherwise specified V_{VDD} = 2.5 V, V_{IO_VDD} = 2.5 V, Ta = 25 °C)


Parameter	Symbol	Min	Typ	Max	Unit	Conditions
SCLK Clock frequency	f _{SCLK}	-	-	10	MHz	
'H' Period of SCLK Clock	t ₁	45	-	-	ns	
'L' Period of SCLK Clock	t ₂	45	-	-	ns	
nCS LOW to first SCLK falling edge	t ₃	20	-	-	ns	
nCS LOW after the final SCLK rising edge to nCS rising edge	t ₄	20	-	-	ns	
SDI input valid to SCLK rising edge	t ₅	10	-	-	ns	
SCLK rising edge to SDI input invalid	t ₆	10	-	-	ns	
SCLK falling edge to SDO output becomes valid ^(Note 1)	t ₇	-	35	-	ns	

(Note 1) Only present during reads.

1. Write Format




2. Read Format



3-Wire SPI Bus Timing Characteristics

Timings are with 1 kΩ pull-up resistor and maximum 20 pF load capacitor on SDI. SCLK keeps HIGH when nCS is HIGH (no transmission). The MSB (Most Significant Bit) of the register address byte will indicate '0' when writing to the register and '1' when reading from the register. All commands are sent MSB first. The host must return nCS HIGH for at least one clock cycle(1/f_{SCLK}) before the next data request.

SDO/ADDR pin is configured in a high-impedance input-state, and must be externally tied to GND or IO_VDD.




(Unless otherwise specified V_{VDD} = 2.5 V, V_{IO_VDD} = 2.5 V, Ta = 25 °C)


Parameter	Symbol	Min	Typ	Max	Unit	Conditions
SCLK Clock frequency	f _{SCLK}	-	-	10	MHz	
'H' Period of SCLK Clock	t ₁	45	-	-	ns	
'L' Period of SCLK Clock	t ₂	45	-	-	ns	
nCS LOW to first SCLK falling edge	t ₃	20	-	-	ns	
nCS LOW after the final SCLK rising edge to nCS rising edge	t ₄	20	-	-	ns	
SDI input valid to SCLK rising edge	t ₅	10	-	-	ns	
SCLK rising edge to SDI input invalid	t ₆	10	-	-	ns	
SCLK falling edge to SDI output becomes valid ^(Note 1)	t ₇	-	35	-	ns	

(Note 1) Only present during reads.

1. Write Format



2. Read Format



Register Map (Note 1)

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
00h	XHPL	R	XHP [7:0]							
01h	XHPH	R	XHP [15:8]							
02h	YHPL	R	YHP [7:0]							
03h	YHPH	R	YHP [15:8]							
04h	ZHPL	R	ZHP [7:0]							
05h	ZHPH	R	ZHP [15:8]							
06h	XOUTL	R	XOUT [7:0]							
07h	XOUTH	R	XOUT [15:8]							
08h	YOUTL	R	YOUT [7:0]							
09h	YOUTH	R	YOUT [15:8]							
0Ah	ZOUTL	R	ZOUT [7:0]							
0Bh	ZOUTH	R	ZOUT [15:8]							
0Ch	COTR	R	COTR [7:0]							
0Fh	WHO_AM_I	R/W	WAI [7:0]							
10h	TSCP	R	0	0	LE	RI	DO	UP	FD	FU
11h	TSPP	R	0	0	LE	RI	DO	UP	FD	FU
12h	INS1	R	0	0	TLE	TRI	TDO	TUP	TFD	TFU
13h	INS2	R	BTS	BFI	WMI	DRDY	TDTS [1:0]		WUFS	TPS
14h	INS3	R	0	0	XNWU	XPWU	YNWU	YPWU	ZNWU	ZPWU
15h	STATUS_REG	R	PC1_STAT	RES_STAT	CRC_F	INT	POR_STAT	STAT_REG	Reserved	WAKE
17h	INT_REL	R	INT_REL							
18h	CNTL1	R/W	PC1	RES	DRDYE	GSEL [1:0]		TDTE	WUFE	TPE
19h	CNTL2	R/W	SRST	COTC	LEM	RIM	DOM	UPM	FDM	FUM
1Ah	CNTL3	R/W	OTP [1:0]		OTDT [2:0]			OWUF [2:0]		

(Note 1) Do not write any commands to other addresses except above. Do not write '1' to the fields in which value is '0' in above table. Do not write '0' to the fields in which value is '1' in above table.

Register Map (Note 1) – continued

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
1Bh	ODCNTL	R/W	IIR_BYPA SS	LPRO	Reserved		OSA [3:0]			
1Ch	INC1	R/W	PW1 [1:0]		IEN1	IEA1	IEL1	0	STPOL	SPI3E
1Dh	INC2	R/W	0	AOI	XNWUE	XPWUE	YNWUE	YPWUE	ZNWUE	ZPWUE
1Eh	INC3	R/W	0	0	TLEM	TRIM	TDOM	TUPM	TFDM	TFUM
1Fh	INC4	R/W	FFI1	BFI1	WMI1	DRDYI1	BTSI1	TDTI1	WUFI1	TPI1
20h	INC5	R/W	PW2 [1:0]		IEN2	IEA2	IEL2	ACLR2	ACLR1	0
21h	INC6	R/W	FFI2	BFI2	WMI2	DRDYI2	BTSI2	TDTI2	WUFI2	TPI2
22h	TILT_TIMER	R/W	TSC [7:0]							
23h	WUFC	R/W	WUFC [7:0]							
24h	TDTRC	R/W	0	0	0	0	0	0	DTRE	STRE
25h	TDTC	R/W	TDTC [7:0]							
26h	TTH	R/W	TTH [7:0]							
27h	TTL	R/W	TTL [7:0]							
28h	FTD	R/W	FTDH [4:0]					FTDL [2:0]		
29h	STD	R/W	STD [7:0]							
2Ah	TLT	R/W	TLT [7:0]							
2Bh	TWS	R/W	TWS [7:0]							
2Ch	MAN_WAKE	W	0	0	0	0	0	0	MAN_WA KE	MAN_SLE EP
2Dh	BTS_CNTL	R/W	BTSE	0	0	0	0	OBTS [2:0]		
2Eh	BTSC	R/W	BTSC [7:0]							
2Fh	BTS_TH	R/W	BTSTH [7:0]							
30h	WUF_TH	R/W	WUFTH [7:0]							
31h	BTS_WUF_TH	R/W	0	BTSTH [10:8]			0	WUFTH [10:8]		
32h	TILT_ANGLE_LL	R/W	LL [7:0]							
33h	TILT_ANGLE_HL	R/W	HL [7:0]							
34h	HYST_SET	R/W	Reserved		XEG [5:0]					
35h	LP_CNTL	R/W	1	AVC [2:0]			1	0	1	1

(Note 1) Do not write any commands to other addresses except above. Do not write '1' to the fields in which value is '0' in above table. Do not write '0' to the fields in which value is '1' in above table.

Register Map ^(Note 1) – continued

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
36h	FFTH	R/W	FFTH [7:0]							
37h	FFC	R/W	FFC [7:0]							
38h	FFCNTL	R/W	FFIE	ULMODE	0	0	DCRM	OFFI [2:0]		
3Ah	BUF_CNTL1	R/W	Reserved	SMP [6:0]						
3Bh	BUF_CNTL2	R/W	BUFE	BRES	BFIE	Reserved			BM [1:0]	
3Ch	BUF_STATUS_1	R	SMP_LV [7:0]							
3Dh	BUF_STATUS_2	R	BUF_TRI G	0	0	0	0	0	0	0
3Eh	BUF_CLEAR	W	BUF_CLEAR [7:0]							
3Fh	BUF_READ	R	BUF_READ [7:0]							
46h	BTS_WUF_CNTL	R/W	0	TH_MOD E	C_MODE _BTS	C_MODE _WUF	0	0	0	1
60h	SELFTEST	W	SELFTEST [7:0] (activation key = CAh)							

(Note 1) Do not write any commands to other addresses except above. Do not write '1' to the fields in which value is '0' in above table. Do not write '0' to the fields in which value is '1' in above table.

Register Map – continued

(00h-05h) XHPL, XHPH, YHPL, YHPH, ZHPL, ZHPH

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
00h	XHPL	R	XHP [7:0]							
01h	XHPH	R	XHP [15:8]							
02h	YHPL	R	YHP [7:0]							
03h	YHPH	R	YHP [15:8]							
04h	ZHPL	R	ZHP [7:0]							
05h	ZHPH	R	ZHP [15:8]							

Fields	Function
XHP [15:0] YHP [15:0] ZHP [15:0]	High-pass filter accelerometer output. Data is updated at the ODR frequency determined by either OWUF in CNTL3 or OBTS in BTS_CNTL.

(06h-0Bh) XOUTL, XOUTH, YOUTL, YOUTH, ZOUTL, ZOUTH

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
06h	XOUTL	R	XOUT [7:0]							
07h	XOUTH	R	XOUT [15:8]							
08h	YOUTL	R	YOUT [7:0]							
09h	YOUTH	R	YOUT [15:8]							
0Ah	ZOUTL	R	ZOUT [7:0]							
0Bh	ZOUTH	R	ZOUT [15:8]							

Fields	Function
XOUT [15:0] YOUT [15:0] ZOUT [15:0]	When accelerometer is enabled (PC1 bit is set to 1 in CNTL1 register), the 16-bits of valid acceleration data for each axis is routed to registers. The output data is available in 2's complement data format.

Register Map – continued

Data Format:

16-bit Register Data (2's complement)	Equivalent Counts in decimal	Acceleration Range = ± 2 g	Acceleration Range = ± 4 g	Acceleration Range = ± 8 g	Acceleration Range = ± 16 g
0111 1111 1111 1111	+32767	+1.99994 g	+3.99988 g	+7.99976 g	+15.99952 g
0111 1111 1111 1110	+32766	+1.99988 g	+3.99976 g	+7.99952 g	+15.99904 g
...	...	...	...	...	...
0000 0000 0000 0001	+1	+0.00006 g	+0.00012 g	+0.00024 g	+0.00048 g
0000 0000 0000 0000	0	0.00000 g	0.00000 g	0.00000 g	0.00000 g
1111 1111 1111 1111	-1	-0.00006 g	-0.00012 g	-0.00024 g	-0.00048 g
...	...	...	...	...	...
1000 0000 0000 0001	-32767	-1.99994 g	-3.99988 g	-7.99976 g	-15.99952 g
1000 0000 0000 0000	-32768	-2.00000 g	-4.00000 g	-8.00000 g	-16.00000 g

8-bit Register Data (2's complement)	Equivalent Counts in decimal	Acceleration Range = ± 2 g	Acceleration Range = ± 4 g	Acceleration Range = ± 8 g	Acceleration Range = ± 16 g
0111 1111	+127	+1.98438 g	+3.96875 g	+7.93750 g	+15.87500 g
0111 1110	+126	+1.96875 g	+3.93750 g	+7.87500 g	+15.75000 g
...	...	...	...	...	...
0000 0001	+1	+0.01563 g	+0.03125 g	+0.06250 g	+0.12500 g
0000 0000	0	0.00000 g	0.00000 g	0.00000 g	0.00000 g
1111 1111	-1	-0.01563 g	-0.03125 g	-0.06250 g	-0.12500 g
...	...	...	...	...	...
1000 0001	-127	-1.98438 g	-3.96875 g	-7.93750 g	-15.87500 g
1000 0000	-128	-2.00000 g	-4.00000 g	-8.00000 g	-16.00000 g

(0Ch) COTR

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
0Ch	COTR	R	COTR [7:0]							

default value 55h

Fields	Function
COTR [7:0]	The COTR is used for command test response which verifies proper integrated circuit functionality. The value of this register will change from a default value of 55h to AAh when COTC bit in CNTL2 register is set. After reading AAh from this register, the value returns to the default value of 55h and COTC bit in CNTL2 register is self-cleared.

Register Map – continued

(0Fh) WHO_AM_I

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
0Fh	WHO_AM_I	R/W	WAI [7:0]							

default value C8h

Fields	Function
WAI [7:0]	This register can be used for supplier recognition, as it can be factory written to a known byte value. The default value is C8h.

(10h) TSCP

This register reports current position data that is updated at the user-defined ODR frequency determined by OTP bits in CNTL3 register and is protected during register read. Following table describes the reported position for each bit value.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
10h	TSCP	R	0	0	LE	RI	DO	UP	FD	FU

default value 20h

Fields	Function
LE	Left State (X-)
RI	Right State (X+)
DO	Down State (Y-)
UP	Up State (Y+)
FD	Face-Down State (Z-)
FU	Face-Up State (Z+)

(11h) TSPP

This register reports previous position data that is updated at the user-defined ODR frequency determined by OTP bits in CNTL3 register and is protected during register read. Following table describes the reported position for each bit value.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
11h	TSPP	R	0	0	LE	RI	DO	UP	FD	FU

default value 20h

Fields	Function
LE	Left State (X-)
RI	Right State (X+)
DO	Down State (Y-)
UP	Up State (Y+)
FD	Face-Down State (Z-)
FU	Face-Up State (Z+)

Register Map – continued

(12h) INS1

This register indicates the triggering axis when a Directional Tap interrupt occurs. Data is updated at the ODR settings determined by OTDT bits in CNTL3 register. These bits are cleared when the interrupt latch release register (INT_REL) is read.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
12h	INS1	R	0	0	TLE	TRI	TDO	TUP	TFD	TFU

Fields	Function
TLE	X Negative(X-) Reported
TRI	X Positive(X+) Reported
TDO	Y Negative(Y-) Reported
TUP	Y Positive(Y+) Reported
TFD	Z Negative(Z-) Reported
TFU	Z Positive(Z+) Reported

Register Map – continued

(13h) INS2

This register tells which function caused an interrupt.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
13h	INS2	R	BTS	BFI	WMI	DRDY	TDTS [1:0]		WUFS	TPS

Fields	Function
BTS	Reports the Back-to-sleep interrupt status. This bit is cleared when the interrupt latch release register INT_REL is read. BTS = 0 - No Back-to-sleep event is detected. BTS = 1 - Back-to-sleep event is detected.
BFI	Buffer Full interrupt bit indicates that buffer has been filled. This bit is automatically cleared when at least one sample from the buffer is read. BFI = 0 - Buffer is not full. BFI = 1 - Buffer is full.
WMI	Watermark interrupt bit indicates that user-defined buffer's sample threshold, has been exceeded when in FIFO or Stream modes. Not used in Trigger mode. This bit is automatically cleared when buffer is read, and the content is below the watermark threshold as defined by SMP bits in BUF_CNTL1 register. WMI = 0 - Buffer watermark has not been exceeded. WMI = 1 - Buffer watermark has been exceeded.
DRDY	Reports that new acceleration data is available. This bit is cleared when acceleration data is read or the interrupt latch release register INT_REL is read. DRDY = 0 - New acceleration data is not available. DRDY = 1 - New acceleration data is available.
TDTS [1:0]	Reports the Directional Tap interrupt status. This bit is released when the interrupt latch release register INT_REL is read. TDTS [1:0] = 0 - No Tap event is detected. TDTS [1:0] = 1 - Single-tap event is detected. TDTS [1:0] = 2 - Double-tap event is detected. TDTS [1:0] = 3 - Do not set.
WUFS	Reports the Wake-up interrupt status. This bit is cleared when the interrupt latch release register INT_REL is read. WUFS = 0 - No Wake-up event is detected. WUFS = 1 - Wake-up event is detected.
TPS	Reports the Tilt Position interrupt status. This bit is cleared when the interrupt latch release register INT_REL is read. TPS = 0 - Tilt Position is not changed. TPS = 1 - Tilt Position is changed.

(14h) INS3

Motion Engine Interrupt Status register reports the axis and direction of detected motion that triggered the Wake-up and Back-to-sleep interrupt.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
14h	INS3	R	0	0	XNWU	XPWU	YNWU	YPWU	ZNWU	ZPWU

Fields	Function
XNWU	X Negative (X-) Reported
XPWU	X Positive (X+) Reported
YNWU	Y Negative (Y-) Reported
YPWU	Y Positive (Y+) Reported
ZNWU	Z Negative (Z-) Reported
ZPWU	Z Positive (Z+) Reported

Register Map – continued**(15h) STATUS_REG**

This register reports the status of KX022ACR-Z.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
15h	STATUS_REG	R	PC1_STAT	RES_STAT	CRC_F	INT	POR_STAT	STAT_REG	Reserved	WAKE

Fields	Function
PC1_STAT	Reports if PC1 bit in CNTL1 register is set. PC1_STAT = 0 - PC1 bit in CNTL1 register is not set. PC1_STAT = 1 - PC1 bit in CNTL1 register is set.
RES_STAT	Reports if RES bit in CNTL1 register is set. RES_STAT = 0 - RES bit in CNTL1 register is not set. RES_STAT = 1 - RES bit in CNTL1 register is set.
CRC_F	Reports One Time Programmable (OTP) memory load failure. CRC_F = 0 - OTP load was successful. CRC_F = 1 - OTP load has failed. Perform Software Reset or Power Cycle the device.
INT	Reports the combined (OR) interrupt information according to interrupt setting. INT = 0 - No interrupt events were detected. INT = 1 - Interrupt event was detected.
POR_STAT	Reports the POR status of KX022ACR-Z. POR_STAT = 0 - No POR events. POR_STAT = 1 - POR event has occurred. Reading STATUS_REG automatically clears POR_STAT bit.
STAT_REG	Reports whether KX022ACR-Z is running and sensing. STAT_REG = 0 - The accelerometer is either in Standby Mode or has detected that supplied VDD is below the minimum required, in which case the output data may not be valid. STAT_REG = 1 - The accelerometer is running and sensing.
WAKE	Reports the Wake-up and Back-to-sleep state. WAKE = 0 - KX022ACR-Z is in the Sleep state. WAKE = 1 - KX022ACR-Z is in the Wake state. Note that WAKE bit just indicates the motion detection status, no KX022ACR-Z power mode changes. The Sleep state is the default after power-up.

(17h) INT_REL

Latched interrupt source information is cleared, and physical interrupt latched pins (INT1, INT2) are changed to inactive state when this register is read. Read value is dummy.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
17h	INT_REL	R	INT_REL							

Register Map – continued

(18h) CNTL1

Read/write control register that provides more feature set control. Note that to change the value of this register, PC1 bit must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
18h	CNTL1	R/W	PC1	RES	DRDYE	GSEL [1:0]		TDTE	WUFE	TPE

default value 00h

Fields	Function												
PC1	Controls the power mode of KX022ACR-Z. When in RES = 0, allow 1.2/ODR delay time when transitioning from standby PC1 = 0 to operation mode. PC1 = 0 - KX022ACR-Z is in the Standby Mode PC1 = 1 - KX022ACR-Z is in the either Low Power Mode or High Resolution Mode <table><tr><th>PC1</th><th>RES</th><th>Power Mode</th></tr><tr><td>0</td><td>Don't care</td><td>Standby</td></tr><tr><td>1</td><td>0</td><td>Low Power</td></tr><tr><td>1</td><td>1</td><td>High Resolution</td></tr></table>	PC1	RES	Power Mode	0	Don't care	Standby	1	0	Low Power	1	1	High Resolution
PC1	RES	Power Mode											
0	Don't care	Standby											
1	0	Low Power											
1	1	High Resolution											
RES	Determines the operation mode of KX022ACR-Z. The noise varies with ODR, RES and different LP_CNTL settings possibly reducing the effective resolution. RES = 0 - Low Power Mode if PC1 = 1 RES = 1 - High Resolution Mode if PC1 = 1												
DRDYE	Enables the reporting of the availability of new acceleration data as an interrupt. DRDYE = 0 - Availability of new acceleration data is not reflected as an interrupt. DRDYE = 1 - Availability of new acceleration data is reflected as an interrupt.												
GSEL [1:0]	Selects the Acceleration Range of KX022ACR-Z outputs. GSEL [1:0] = 0 - Acceleration range is ± 2 g GSEL [1:0] = 1 - Acceleration range is ± 4 g GSEL [1:0] = 2 - Acceleration range is ± 8 g GSEL [1:0] = 3 - Acceleration range is ± 16 g												
TDTE	Enables the Directional Tap function that will detect Single-tap/Double-tap events. TDTE = 0 - Directional Tap function is disabled. TDTE = 1 - Directional Tap function is enabled.												
WUFE	Enables the Wake-up function. WUFE = 0 - Wake-up function is disabled. WUFE = 1 - Wake-up function is enabled.												
TPE	Enables the Tilt Position function that will detect changes in device orientation. TPE = 0 - Tilt Position function is disabled. TPE = 1 - Tilt Position function is enabled.												

Register Map – continued

(19h) CNTL2

Read/write control register that provides more feature set control. Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

The LEM, RIM, DOM, UPM, FDM and FUM bits control the tilt axis mask. If a direction bit is set to '1', tilt in that direction will generate an interrupt. If it is set to '0', tilt in that direction will not generate an interrupt.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
19h	CNTL2	R/W	SRST	COTC	LEM	RIM	DOM	UPM	FDM	FUM

default value 3Fh

Fields	Function
SRST	Initiates Software Reset, which performs the RAM reboot routine. This bit will remain 1 until the RAM reboot routine is finished with SPI reading. The KX022ACR-Z returns NACK with I ² C reading during the reboot routine. SRST = 0 - No action SRST = 1 - KX022ACR-Z starts the RAM reboot routine.
COTC	Command test control bit. COTC = 0 - No action COTC = 1 - The COTR register is set to AAh. The COTC bit automatically returns to '0' after the COTR reading. (The COTR is also returns to 55h)
LEM	LEM = 0 - Left State(X-) is disabled. LEM = 1 - Left State(X-) is enabled.
RIM	RIM = 0 - Right State(X+) is disabled. RIM = 1 - Right State(X+) is enabled.
DOM	DOM = 0 - Down State(Y-) is disabled. DOM = 1 - Down State(Y-) is enabled.
UPM	UPM = 0 - Up State(Y+) is disabled. UPM = 1 - Up State(Y+) is enabled.
FDM	FDM = 0 - Face-Down State(Z-) is disabled. FDM = 1 - Face-Down State(Z-) is enabled.
FUM	FUM = 0 - Face-Up State(Z+) is disabled. FUM = 1 - Face-Up State(Z+) is enabled.

Register Map – continued

(1Ah) CNTL3

Read/write control register that provides more feature set control. Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
1Ah	CNTL3	R/W	OTP [1:0]		OTDT [2:0]			OWUF [2:0]		

default value A8h

Fields	Function																																				
OTP [1:0]	Sets the Output Data Rate (ODR) for the Tilt Position function. The default Tilt Position ODR is 12.5 Hz. <table><tr><th>OTP [1]</th><th>OTP [0]</th><th>Output Data Rate</th></tr><tr><td>0</td><td>0</td><td>1.563 Hz</td></tr><tr><td>0</td><td>1</td><td>6.25 Hz</td></tr><tr><td>1</td><td>0</td><td>12.5 Hz</td></tr><tr><td>1</td><td>1</td><td>50 Hz</td></tr></table>	OTP [1]	OTP [0]	Output Data Rate	0	0	1.563 Hz	0	1	6.25 Hz	1	0	12.5 Hz	1	1	50 Hz																					
OTP [1]	OTP [0]	Output Data Rate																																			
0	0	1.563 Hz																																			
0	1	6.25 Hz																																			
1	0	12.5 Hz																																			
1	1	50 Hz																																			
OTDT [2:0]	Sets the Output Data Rate (ODR) for the Directional Tap function. The default Directional Tap ODR is 400 Hz. <table><tr><th>OTDT [2]</th><th>OTDT [1]</th><th>OTDT [0]</th><th>Output Data Rate</th></tr><tr><td>0</td><td>0</td><td>0</td><td>12.5 Hz</td></tr><tr><td>0</td><td>0</td><td>1</td><td>25 Hz</td></tr><tr><td>0</td><td>1</td><td>0</td><td>50 Hz</td></tr><tr><td>0</td><td>1</td><td>1</td><td>100 Hz</td></tr><tr><td>1</td><td>0</td><td>0</td><td>200 Hz</td></tr><tr><td>1</td><td>0</td><td>1</td><td>400 Hz</td></tr><tr><td>1</td><td>1</td><td>0</td><td>800 Hz</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1600 Hz</td></tr></table>	OTDT [2]	OTDT [1]	OTDT [0]	Output Data Rate	0	0	0	12.5 Hz	0	0	1	25 Hz	0	1	0	50 Hz	0	1	1	100 Hz	1	0	0	200 Hz	1	0	1	400 Hz	1	1	0	800 Hz	1	1	1	1600 Hz
OTDT [2]	OTDT [1]	OTDT [0]	Output Data Rate																																		
0	0	0	12.5 Hz																																		
0	0	1	25 Hz																																		
0	1	0	50 Hz																																		
0	1	1	100 Hz																																		
1	0	0	200 Hz																																		
1	0	1	400 Hz																																		
1	1	0	800 Hz																																		
1	1	1	1600 Hz																																		
OWUF [2:0]	Sets the Output Data Rate (ODR) for the Wake-up function and the High-pass filter. The default ODR is 0.781 Hz. <table><tr><th>OWUF [2]</th><th>OWUF [1]</th><th>OWUF [0]</th><th>Output Data Rate</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0.781 Hz</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1.563 Hz</td></tr><tr><td>0</td><td>1</td><td>0</td><td>3.125 Hz</td></tr><tr><td>0</td><td>1</td><td>1</td><td>6.25 Hz</td></tr><tr><td>1</td><td>0</td><td>0</td><td>12.5 Hz</td></tr><tr><td>1</td><td>0</td><td>1</td><td>25 Hz</td></tr><tr><td>1</td><td>1</td><td>0</td><td>50 Hz</td></tr><tr><td>1</td><td>1</td><td>1</td><td>100 Hz</td></tr></table>	OWUF [2]	OWUF [1]	OWUF [0]	Output Data Rate	0	0	0	0.781 Hz	0	0	1	1.563 Hz	0	1	0	3.125 Hz	0	1	1	6.25 Hz	1	0	0	12.5 Hz	1	0	1	25 Hz	1	1	0	50 Hz	1	1	1	100 Hz
OWUF [2]	OWUF [1]	OWUF [0]	Output Data Rate																																		
0	0	0	0.781 Hz																																		
0	0	1	1.563 Hz																																		
0	1	0	3.125 Hz																																		
0	1	1	6.25 Hz																																		
1	0	0	12.5 Hz																																		
1	0	1	25 Hz																																		
1	1	0	50 Hz																																		
1	1	1	100 Hz																																		

Register Map – continued

(1Bh) ODCNTL

This register is responsible for configuring Output Data Rate (ODR) and filter settings. Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
1Bh	ODCNTL	R/W	IIR_BYPA SS	LPRO	Reserved		OSA [3:0]			

default value 06h

Fields	Function																																																																	
IIR_BYPASS	Filter bypass mode IIR_BYPASS = 0 - The Low-pass filter is applied to the accelerometer data path. IIR_BYPASS = 1 - The Low-pass filter is bypassed.																																																																	
LPRO	The Low-pass filter roll off control LPRO = 0 - The corner frequency of the Low-pass filter is set to ODR/9. LPRO = 1 - The corner frequency of the Low-pass filter is set to ODR/2.																																																																	
OSA [3:0]	Sets the Output Data Rate for Acceleration. The default ODR is 50 Hz for both High Resolution and Low Power Mode. This ODR setting must be equal to or higher than enabled engine ODR setting. <table><tr><th>OSA [3]</th><th>OSA [2]</th><th>OSA [1]</th><th>OSA [0]</th><th>Output Data Rate</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0.781 Hz^(Note 1)</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1.563 Hz^(Note 1)</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>3.125 Hz^(Note 1)</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>6.25 Hz^(Note 1)</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>12.5 Hz^(Note 1)</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td>25 Hz^(Note 1)</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>50 Hz^(Note 1)</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>100 Hz^(Note 1)</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>200 Hz^(Note 1)</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>400 Hz^(Note 1)</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>800 Hz</td></tr><tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1600 Hz</td></tr></table> (Note 1) Low Power Mode available.	OSA [3]	OSA [2]	OSA [1]	OSA [0]	Output Data Rate	0	0	0	0	0.781 Hz ^(Note 1)	0	0	0	1	1.563 Hz ^(Note 1)	0	0	1	0	3.125 Hz ^(Note 1)	0	0	1	1	6.25 Hz ^(Note 1)	0	1	0	0	12.5 Hz ^(Note 1)	0	1	0	1	25 Hz ^(Note 1)	0	1	1	0	50 Hz ^(Note 1)	0	1	1	1	100 Hz ^(Note 1)	1	0	0	0	200 Hz ^(Note 1)	1	0	0	1	400 Hz ^(Note 1)	1	0	1	0	800 Hz	1	0	1	1	1600 Hz
OSA [3]	OSA [2]	OSA [1]	OSA [0]	Output Data Rate																																																														
0	0	0	0	0.781 Hz ^(Note 1)																																																														
0	0	0	1	1.563 Hz ^(Note 1)																																																														
0	0	1	0	3.125 Hz ^(Note 1)																																																														
0	0	1	1	6.25 Hz ^(Note 1)																																																														
0	1	0	0	12.5 Hz ^(Note 1)																																																														
0	1	0	1	25 Hz ^(Note 1)																																																														
0	1	1	0	50 Hz ^(Note 1)																																																														
0	1	1	1	100 Hz ^(Note 1)																																																														
1	0	0	0	200 Hz ^(Note 1)																																																														
1	0	0	1	400 Hz ^(Note 1)																																																														
1	0	1	0	800 Hz																																																														
1	0	1	1	1600 Hz																																																														

Register Map – continued

(1Ch) INC1

This register controls the settings for the physical interrupt pin and the Self-test polarity and SPI interface mode. Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
1Ch	INC1	R/W	PW1 [1:0]		IEN1	IEA1	IEL1	0	STPOL	SPI3E

default value 10h

Fields	Function
PW1 [1:0]	Pulse interrupt width configuration of the physical interrupt pin INT1. PW1 = 0 - 50 μ s PW1 = 1 - OSA period PW1 = 2 - 2xOSA period PW1 = 3 - Reserved
IEN1	Sets the enables/disables of the physical interrupt pin INT1. IEN1 = 0 - The physical interrupt pin is disabled. IEN1 = 1 - The physical interrupt pin is enabled.
IEA1	Sets the polarity of the physical interrupt pin INT1. IEA1 = 0 - The polarity of the physical interrupt pin is set to active LOW. IEA1 = 1 - The polarity of the physical interrupt pin is set to active HIGH.
IEL1	Sets the response of the physical interrupt pin INT1. IEL1 = 0 - The physical interrupt pin latches until it is cleared by reading INT_REL. IEL1 = 1 - The physical interrupt pin will transmit one pulse with a period of PW1.
STPOL	Sets the polarity of Self-test. STPOL = 1 - The Self-test polarity is inverted. STPOL = 0 - The Self-test polarity is normal.
SPI3E	Sets 3-wire SPI Interface Enable. SPI3E = 0 - KX022ACR-Z is set to 4-wire SPI mode. SPI3E = 1 - KX022ACR-Z is set to 3-wire SPI mode.

(1Dh) INC2

This register controls which axis and direction of detected motion can cause an interrupt. Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
1Dh	INC2	R/W	0	AOI	XNWUE	XPWUE	YNWUE	YPWUE	ZNWUE	ZPWUE

default value 3Fh

Fields	Function
AOI	AND-OR configuration on motion detection AOI = 0 - OR combination between selected axes AOI = 1 - AND combination between selected axes Ex. If all directions are enabled, Active state in OR configuration = (XN XP YN YP ZN ZP) Active state in AND configuration = (XN XP) & (YN YP) & (ZN ZP)
XNWUE	XNWUE = 0 - X negative(XN) is disabled. XNWUE = 1 - X negative(XN) is enabled.
XPWUE	XPWUE = 0 - X positive(XP) is disabled. XPWUE = 1 - X positive(XP) is enabled.
YNWUE	YNWUE = 0 - Y negative(YN) is disabled. YNWUE = 1 - Y negative(YN) is enabled.
YPWUE	YPWUE = 0 - Y positive(YP) is disabled. YPWUE = 1 - Y positive(YP) is enabled.
ZNWUE	ZNWUE = 0 - Z negative(ZN) is disabled. ZNWUE = 1 - Z negative(ZN) is enabled.
ZPWUE	ZPWUE = 0 - Z positive(ZP) is disabled. ZPWUE = 1 - Z positive(ZP) is enabled.

Register Map – continued**(1Eh) INC3**

This register controls which axis of Directional Tap can cause an interrupt. Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
1Eh	INC3	R/W	0	0	TLEM	TRIM	TDOM	TUPM	TFDM	TFUM

default value 3Fh

Fields	Function
TLEM	TLEM = 0 - X negative(XN) is disabled. TLEM = 1 - X negative(XN) is enabled.
TRIM	TRIM = 0 - X positive(XP) is disabled. TRIM = 1 - X positive(XP) is enabled.
TDOM	TDOM = 0 - Y negative(YN) is disabled. TDOM = 1 - Y negative(YN) is enabled.
TUPM	TUPM = 0 - Y positive(YP) is disabled. TUPM = 1 - Y positive(YP) is enabled.
TFDM	TFDM = 0 - Z negative(ZN) is disabled. TFDM = 1 - Z negative(ZN) is enabled.
TFUM	TFUM = 0 - Z positive(ZP) is disabled. TFUM = 1 - Z positive(ZP) is enabled.

(1Fh) INC4

This register controls routing of an interrupt reporting to physical interrupt pin INT1. Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
1Fh	INC4	R/W	FFI1	BFI1	WMI1	DRDYI1	BTSI1	TDTI1	WUF11	TPI1

default value 00h

Fields	Function
FFI1	FFI1 = 0 - Free fall interrupt is not reported on physical interrupt pin INT1. FFI1 = 1 - Free fall interrupt is reported on physical interrupt pin INT1.
BFI1	BFI1 = 0 - Buffer full interrupt is not reported on physical interrupt pin INT1. BFI1 = 1 - Buffer full interrupt is reported on physical interrupt pin INT1.
WMI1	WMI1 = 0 - Watermark interrupt is not reported on physical interrupt pin INT1. WMI1 = 1 - Watermark interrupt is reported on physical interrupt pin INT1.
DRDYI1	DRDYI1 = 0 - Data ready interrupt is not reported on physical interrupt pin INT1. DRDYI1 = 1 - Data ready interrupt is reported on physical interrupt pin INT1.
BTSI1	BTSI1 = 0 - Back-to-sleep interrupt is not reported on physical interrupt pin INT1. BTSI1 = 1 - Back-to-sleep interrupt is reported on physical interrupt pin INT1.
TDTI1	TDTI1 = 0 - Directional Tap interrupt is not reported on physical interrupt pin INT1. TDTI1 = 1 - Directional Tap interrupt is reported on physical interrupt pin INT1.
WUF11	WUF11 = 0 - Wake-up interrupt is not reported on physical interrupt pin INT1. WUF11 = 1 - Wake-up interrupt is reported on physical interrupt pin INT1.
TPI1	TPI1 = 0 - Tilt Position interrupt is not reported on physical interrupt pin INT1. TPI1 = 1 - Tilt Position interrupt is reported on physical interrupt pin INT1.

Register Map – continued

(20h) INC5

This register controls the settings for the physical interrupt pin INT2. Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
20h	INC5	R/W	PW2[1:0]		IEN2	IEA2	IEL2	ACLR2	ACLR1	0

default value 10h

Fields	Function
PW2 [1:0]	Pulse interrupt width configuration of the physical interrupt pin INT2. PW2 = 0 - 50 μ s PW2 = 1 - OSA period PW2 = 2 - 2xOSA period PW2 = 3 - Reserved
IEN2	Enables/disables the physical interrupt pin INT2. IEN2 = 0 - The physical interrupt pin is disabled. IEN2 = 1 - The physical interrupt pin is enabled.
IEA2	Sets the polarity of the physical interrupt pin INT2. IEA2 = 0 - The polarity of the physical interrupt pin is set to active LOW. IEA2 = 1 - The polarity of the physical interrupt pin is set to active HIGH.
IEL2	Sets the response of the physical interrupt pin INT2. IEL2 = 0 - The physical interrupt pin latches until it is cleared by reading INT_REL. IEL2 = 1 - The physical interrupt pin will transmit one pulse with a period of PW2.
ACLR2	Enables/disables INT2 auto interrupt latch clear for functions. ACLR2 = 0 - Latched interrupt is not automatically cleared. Until it is cleared by reading INT_REL, the pulse interrupt will not occur even if detected. ACLR2 = 1 - Latched interrupt is automatically cleared. The pulse interrupt will occur on each detection without reading INT_REL.
ACLR1	Enables/disables INT1 auto interrupt latch clear for functions. ACLR1 = 0 - Latched interrupt is not automatically cleared. Until it is cleared by reading INT_REL, the pulse interrupt will not occur even if detected. ACLR1 = 1 - Latched interrupt is automatically cleared. The pulse interrupt will occur on each detection without reading INT_REL.

Register Map – continued

(21h) INC6

This register controls routing of interrupt reporting to physical interrupt pin INT2. Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
21h	INC6	R/W	FFI2	BFI2	WMI2	DRDYI2	BTSI2	TDTI2	WUF12	TPI2

default value 00h

Fields	Function
FFI2	FFI2 = 0 - Free fall interrupt is not reported on physical interrupt pin INT2. FFI2 = 1 - Free fall interrupt is reported on physical interrupt pin INT2.
BFI2	BFI2 = 0 - Buffer full interrupt is not reported on physical interrupt pin INT2. BFI2 = 1 - Buffer full interrupt is reported on physical interrupt pin INT2.
WMI2	WMI2 = 0 - Watermark interrupt is not reported on physical interrupt pin INT2. WMI2 = 1 - Watermark interrupt is reported on physical interrupt pin INT2.
DRDYI2	DRDYI2 = 0 - Data ready interrupt is not reported on physical interrupt pin INT2. DRDYI2 = 1 - Data ready interrupt is reported on physical interrupt pin INT2.
BTSI2	BTSI2 = 0 - Back-to-sleep interrupt is not reported on physical interrupt pin INT2. BTSI2 = 1 - Back-to-sleep interrupt is reported on physical interrupt pin INT2.
TDTI2	TDTI2 = 0 - Directional Tap interrupt is not reported on physical interrupt pin INT2. TDTI2 = 1 - Directional Tap interrupt is reported on physical interrupt pin INT2.
WUF12	WUF12 = 0 - Wake-up interrupt is not reported on physical interrupt pin INT2. WUF12 = 1 - Wake-up interrupt is reported on physical interrupt pin INT2.
TPI2	TPI2 = 0 - Tilt Position interrupt is not reported on physical interrupt pin INT2. TPI2 = 1 - Tilt Position interrupt is reported on physical interrupt pin INT2.

(22h) TILT_TIMER

Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
22h	TILT_TIMER	R/W	TSC [7:0]							

default value 00h

Fields	Function
TSC [7:0]	This register is the initial count register for the Tilt Position state timer. Every count is calculated as 1/ODR delay period, where the ODR is user-defined by OTP bits in CNTL3 register. A new state must be valid as many measurement periods before the change is accepted.

(23h) WUFC

Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
23h	WUFC	R/W	WUFC [7:0]							

default value 00h

Fields	Function
WUFC [7:0]	This register is the initial count register for the Wake-up detection timer. Every count is calculated as 1/ODR delay period, where the ODR is user-defined by OWUF bits in CNTL3 register. A new state must be valid as many measurement periods before the change is accepted.

Register Map – continued

(24h) TDTRC

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
24h	TDTRC	R/W	0	0	0	0	0	0	DTRE	STRE

default value 03h

Fields	Function
DTRE	Enables/disables the Double-tap interrupt. DTRE = 0 - Double-tap interrupt is disabled. DTRE = 1 - Double-tap interrupt is enabled.
STRE	Enables/disables the Single-tap interrupt. STRE = 0 - Single-tap interrupt is disabled. STRE = 1 - Single-tap interrupt is enabled.

(25h) TDTC

Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
25h	TDTC	R/W	TDTC [7:0]							

default value 78h

Fields	Function
TDTC [7:0]	This register contains counter information for the detection of a Double-tap event. When the Directional Tap ODR is 400 Hz or less, every count is calculated as 1/ODR delay period. When the Directional Tap ODR is 800 Hz, every count is calculated as 2/ODR delay period. When the Directional Tap ODR is 1600 Hz, every count is calculated as 4/ODR delay period. The Directional Tap ODR is user-defined by OTDT bits in CNTL3 register. The TDTC count starts at the beginning of the first tap and it represents the minimum time separation between the first tap and the second tap in a Double-tap event. More specifically, the second tap event must end outside of the TDTC. The Rohm recommended default value is 0.3 seconds (78h).

(26h) TTH

Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
26h	TTH	R/W	TTH [7:0]							

default value CBh

Fields	Function
TTH [7:0]	This register represents the 8-bit Performance Index (PI) high threshold to determine if a tap is detected. The value is compared against the upper 8 bits of the 8 g output value (independent of the actual g-range setting of the device). Though this is an 8-bit register, the register value is internally multiplied by two in order to set the high threshold. This multiplication results in a range of 0 to 510 with a resolution of two counts. The PI is the jerk signal that is expected to be less than this threshold, but greater than the TTL threshold during Single-tap/Double-tap events. The Rohm recommended default value is 203 (CBh) and the PI is calculated as: $X' = X \text{ (current)} - X \text{ (previous)}$ $Y' = Y \text{ (current)} - Y \text{ (previous)}$ $Z' = Z \text{ (current)} - Z \text{ (previous)}$ $PI = X' + Y' + Z' $

Register Map – continued

(27h) TTL

Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
27h	TTL	R/W	TTL [7:0]							

default value 1Ah

Fields	Function
TTL [7:0]	This register represents the 8-bit (0 - 255) jerk low threshold to determine if a tap is detected. The value is compared against the upper 8 bits of the 8 g output value (independent of the actual g-range setting of the device). The Performance Index (PI) is the jerk signal that is expected to be greater than this threshold and less than the TTH threshold during Single-tap/Double-tap events. The Rohm recommended default value is 26 (1Ah).

(28h) FTD

Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
28h	FTD	R/W	FTDH [4:0]					FTDL [2:0]		

default value A2h

Fields	Function
FTDH [4:0] FTDL [2:0]	This register contains counter information for the detection of any tap event. When the Directional Tap ODR is 400 Hz or less, every count is calculated as 1/ODR delay period. When the Directional Tap ODR is 800 Hz, every count is calculated as 2/ODR delay period. When the Directional Tap ODR is 1600 Hz, every count is calculated as 4/ODR delay period. The Directional Tap ODR is user-defined by OTDT bits in CNTL3 register. In order to ensure that only tap events are detected, these time limits are used. A tap event must be above the Performance Index threshold for at least the low limit (FTDL0 - FTDL2) and no more than the high limit (FTDH0 - FTDH4). The Rohm recommended default value for the high limit is 0.05 seconds and for the low limit is 0.005 seconds (A2h).

(29h) STD

Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
29h	STD	R/W	STD [7:0]							

default value 24h

Fields	Function
STD [7:0]	This register contains counter information for the detection of a Double-tap event. When the Directional Tap ODR is 400 Hz or less, every count is calculated as 1/ODR delay period. When the Directional Tap ODR is 800 Hz, every count is calculated as 2/ODR delay period. When the Directional Tap ODR is 1600 Hz, every count is calculated as 4/ODR delay period. The Directional Tap ODR is user-defined by OTDT bits in CNTL3 register. In order to ensure that only tap events are detected, this time limit is used. This register sets the total amount of time that the two taps in a Double-tap event can be above the Performance Index threshold (TTL). The Rohm recommended default value for STD is 0.09 seconds (24h).

Register Map – continued**(2Ah) TLT**

Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
2Ah	TLT	R/W	TLT [7:0]							

default value 28h

Fields	Function
TLT [7:0]	This register contains counter information for the detection of a tap event. When the Directional Tap ODR is 400 Hz or less, every count is calculated as 1/ODR delay period. When the Directional Tap ODR is 800 Hz, every count is calculated as 2/ODR delay period. When the Directional Tap ODR is 1600 Hz, every count is calculated as 4/ODR delay period. The Directional Tap ODR is user-defined by OTDT bits in CNTL3 register. In order to ensure that only tap events are detected, this time limit is used. This register sets the total amount of time that the tap algorithm will count samples that are above the Performance Index threshold (TTL) during a potential tap event. It is used during both Single-tap/Double-tap events. However, reporting of Single-tap events on the physical interrupt pin INT1 or INT2 will occur at the end of the TWS. The Rohm recommended default value for TLT is 0.1 seconds (28h).

(2Bh) TWS

Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
2Bh	TWS	R/W	TWS [7:0]							

default value A0h

Fields	Function
TWS [7:0]	This register contains counter information for the detection of Single-tap/Double-tap events. When the Directional Tap ODR is 400 Hz or less, every count is calculated as 1/ODR delay period. When the Directional Tap ODR is 800 Hz, every count is calculated as 2/ODR delay period. When the Directional Tap ODR is 1600 Hz, every count is calculated as 4/ODR delay period. The Directional Tap ODR is user-defined by OTDT bits in CNTL3 register. It defines the time window for the entire tap event, single or double, to occur. Reporting of Single-tap events on the physical interrupt pin INT1 or INT2 will occur at the end of this tap window. The Rohm recommended default value for TWS is 0.4 seconds (A0h).

(2Ch) MAN_WAKE

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
2Ch	MAN_WAKE	W	0	0	0	0	0	0	MAN_WAKE	MAN_SLEEP

default value 00h

Fields	Function
MAN_WAKE	Manual wake-sleep engine overwrite MAN_WAKE = 0 - No action MAN_WAKE = 1 - WAKE bit in STATUS_REG register is forced to '1' (WAKE state). (MAN_WAKE bit is self-cleared)
MAN_SLEEP	Manual wake-sleep engine overwrite MAN_SLEEP = 0 - No action MAN_SLEEP = 1 - WAKE bit in STATUS_REG register is forced to '0' (SLEEP state). (The MAN_SLEEP bit is self-cleared)

Register Map – continued

(2Dh) BTS_CNTL

Note that to change the value of this bit, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
2Dh	BTS_CNTL	R/W	BTSE	0	0	0	0	OBTS [2:0]		

default value 00h

Fields	Function																																				
BTSE	Enables/disables the Back-to-sleep function. BTSE = 0 - Back-to-sleep function is disabled. BTSE = 1 - Back-to-sleep function is enabled.																																				
OBTS [2:0]	Sets the Output Data Rate (ODR) for the Back-to-sleep function and the High-pass filter. The default ODR is 0.781 Hz. <table><tr><th>OBTS [2]</th><th>OBTS [1]</th><th>OBTS [0]</th><th>Output Data Rate</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0.781 Hz</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1.563 Hz</td></tr><tr><td>0</td><td>1</td><td>0</td><td>3.125 Hz</td></tr><tr><td>0</td><td>1</td><td>1</td><td>6.25 Hz</td></tr><tr><td>1</td><td>0</td><td>0</td><td>12.5 Hz</td></tr><tr><td>1</td><td>0</td><td>1</td><td>25 Hz</td></tr><tr><td>1</td><td>1</td><td>0</td><td>50 Hz</td></tr><tr><td>1</td><td>1</td><td>1</td><td>100 Hz</td></tr></table>	OBTS [2]	OBTS [1]	OBTS [0]	Output Data Rate	0	0	0	0.781 Hz	0	0	1	1.563 Hz	0	1	0	3.125 Hz	0	1	1	6.25 Hz	1	0	0	12.5 Hz	1	0	1	25 Hz	1	1	0	50 Hz	1	1	1	100 Hz
OBTS [2]	OBTS [1]	OBTS [0]	Output Data Rate																																		
0	0	0	0.781 Hz																																		
0	0	1	1.563 Hz																																		
0	1	0	3.125 Hz																																		
0	1	1	6.25 Hz																																		
1	0	0	12.5 Hz																																		
1	0	1	25 Hz																																		
1	1	0	50 Hz																																		
1	1	1	100 Hz																																		

(2Eh) BTSC

Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
2Eh	BTSC	R/W	BTSC [7:0]							

default value 00h

Fields	Function
BTSC [7:0]	This register is the initial count register for the Back-to-sleep detection timer. Every count is calculated as 1/ODR delay period, where the ODR is user-defined by OBTS bits in BTS_CNTL register. A new state must be valid as many measurement periods before the change is accepted.

Register Map – continued

(2Fh-31h) BTS_TH, WUF_TH, BTS_WUF_TH

Note that to properly change the value of these register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
2Fh	BTS_TH	R/W	BTSTH [7:0]							

default value 80h

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
30h	WUF_TH	R/W	WUFTH [7:0]							

default value 80h

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
31h	BTS_WUF_TH	R/W	0	BTSTH [10:8]			0	WUFTH [10:8]		

default value 00h

Fields	Function
BTSTH [10:0]	This register sets the threshold for the Back-to-sleep function. KX022ACR-Z will ship from the factory with this value set to correspond to a change in acceleration of 0.5 g.

Fields	Function
WUFTH [10:0]	This register sets the threshold for the Wake-up function. KX022ACR-Z will ship from the factory with this value set to correspond to a change in acceleration of 0.5 g.

(32h-33h) TILT_ANGLE_LL, TILT_ANGLE_HL

Note that to properly change the value of these register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
32h	TILT_ANGLE_LL	R/W	LL [7:0]							

default value 0Ch

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
33h	TILT_ANGLE_HL	R/W	HL [7:0]							

default value 2Ah

Fields	Function
LL [7:0]	This register sets the low level threshold for tilt angle detection. The low level threshold value is compared against the upper 8 bits of the 8 g output value (independent of the actual g-range setting of the device). KX022ACR-Z ships from the factory with tilt angle set to a low threshold of 22° from horizontal. A different default tilt angle can be requested from the factory. Note that the minimum suggested tilt angle is 10°.

Fields	Function
HL [7:0]	This register sets the high level threshold for tilt angle detection. The high level threshold value is compared against the upper 8 bits of the 8 g output value (independent of the actual g-range setting of the device).

Register Map – continued

(34h) HYST_SET

Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
34h	HYST_SET	R/W	Reserved		XEG [5:0]					

default value 14h

Fields	Function
XEG [5:0]	This register sets the Hysteresis that is placed in between the Screen Rotation states. KX022ACR-Z ships from the factory with HYST_SET set to $\pm 15^\circ$ of hysteresis.

(35h) LP_CNTL

Low Power Control sets the number of samples of accelerometer output to be averaged. Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
35h	LP_CNTL	R/W	1	AVC [2:0]			1	0	1	1

default value CBh

Fields	Function
AVC [2:0]	Averaging Filter Control in Low Power Mode, the default setting is 16 samples averaged.

(36h) FFTH

Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
36h	FFTH	R/W	FFTH [7:0]							

default value 00h

Fields	Function
FFTH [7:0]	The Free Fall Threshold (FFTH) register contains the threshold of the Free fall detection. This value is compared to the top 8 bits of the accelerometer 8 g output value (independent of the actual g-range setting of the device).

Register Map – continued

(37h) FFC

Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
37h	FFC	R/W	FFC [7:0]							

default value 00h

Fields	Function
FFC [7:0]	This register is the initial count register for the Free fall detection timer. Every count is calculated as 1/ODR delay period, where the ODR is user-defined by OFFI bits in FFCNTL register. A new state must be valid as many measurement periods before the change is accepted.

(38h) FFCNTL

The Free Fall Control (FFCNTL) register contains the control setting of the Free fall detection. Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
38h	FFCNTL	R/W	FFIE	ULMODE	0	0	DCRM	OFFI [2:0]		

default value 00h

Fields	Function																																				
FFIE	Enables/disables the Free fall engine FFIE = 0 - The Free fall engine is disabled. FFIE = 1 - The Free fall engine is enabled.																																				
ULMODE	Free fall interrupt latch/un-latch control ULMODE = 0 - The Free fall interrupt is latched. ULMODE = 1 - The Free fall interrupt is not latched.																																				
DCRM	Free fall debounce methodology control DCRM = 0 - The Free fall counter is set to count up/down. DCRM = 1 - The Free fall counter is set to count up/reset.																																				
OFFI [2:0]	Sets the Output Data Rate (ODR) for the Free fall engine. The default ODR is 12.5 Hz. <table><tr><th>OFFI [2]</th><th>OFFI [1]</th><th>OFFI [0]</th><th>Output Data Rate</th></tr><tr><td>0</td><td>0</td><td>0</td><td>12.5 Hz</td></tr><tr><td>0</td><td>0</td><td>1</td><td>25 Hz</td></tr><tr><td>0</td><td>1</td><td>0</td><td>50 Hz</td></tr><tr><td>0</td><td>1</td><td>1</td><td>100 Hz</td></tr><tr><td>1</td><td>0</td><td>0</td><td>200 Hz</td></tr><tr><td>1</td><td>0</td><td>1</td><td>400 Hz</td></tr><tr><td>1</td><td>1</td><td>0</td><td>800 Hz</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1600 Hz</td></tr></table>	OFFI [2]	OFFI [1]	OFFI [0]	Output Data Rate	0	0	0	12.5 Hz	0	0	1	25 Hz	0	1	0	50 Hz	0	1	1	100 Hz	1	0	0	200 Hz	1	0	1	400 Hz	1	1	0	800 Hz	1	1	1	1600 Hz
OFFI [2]	OFFI [1]	OFFI [0]	Output Data Rate																																		
0	0	0	12.5 Hz																																		
0	0	1	25 Hz																																		
0	1	0	50 Hz																																		
0	1	1	100 Hz																																		
1	0	0	200 Hz																																		
1	0	1	400 Hz																																		
1	1	0	800 Hz																																		
1	1	1	1600 Hz																																		

Register Map – continued**(3Ah) BUF_CNTL1**

Read/write control register that controls the buffer sample threshold. Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
3Ah	BUF_CNTL1	R/W	Reserved	SMP [6:0]						

default value 00h

Fields	Function
SMP [6:0]	Determines the number of samples that will trigger a watermark interrupt or will be saved prior to a trigger event. When BRES = 1, the maximum number of samples is 43; when BRES = 0, the maximum number of samples is 86. In the case of FIFO, Stream and FILO mode, SMP specifies how many buffer samples are needed to trigger a watermark interrupt. In the case of Trigger mode, SMP specifies how many buffer samples before the trigger event are retained in the buffer.

(3Bh) BUF_CNTL2

Read/write control register that controls sample buffer operation. Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
3Bh	BUF_CNTL2	R/W	BUFE	BRES	BFIE	Reserved			BM [1:0]	

default value 00h

Fields	Function																				
BUFE	Enables/disables the sample buffer. BUFE = 0 - The sample buffer is disabled. BUFE = 1 - The sample buffer is enabled.																				
BRES	Determines the resolution of the acceleration data samples collected by the sample buffer. BRES = 0 - 8-bits samples are accumulated in the buffer. BRES = 1 - 16-bits samples are accumulated in the buffer.																				
BFIE	Enables/disables the buffer full interrupt. BFIE = 0 - The buffer full interrupt is disabled. BFIE = 1 - The buffer full interrupt is enabled.																				
BM [1:0]	Selects the buffer mode.																				
	<table><tr><th>BM [1]</th><th>BM [0]</th><th>Mode</th><th>Description</th></tr><tr><td>0</td><td>0</td><td>FIFO</td><td>The buffer collects 86 sets of 8-bit low resolution values or 43 sets of 16-bit high resolution values and then stops collecting data, collecting new data only when the buffer is not full.</td></tr><tr><td>0</td><td>1</td><td>Stream</td><td>The buffer holds the last 86 sets of 8-bit low resolution values or 43 sets of 16-bit high resolution values. Once the buffer is full, the oldest data is discarded to make room for newer data.</td></tr><tr><td>1</td><td>0</td><td>Trigger</td><td>When a trigger event occurs, the buffer holds the last data set of SMP [6:0] samples before the trigger event and then continues to collect data until full. New data is collected only when the buffer is not full.</td></tr><tr><td>1</td><td>1</td><td>FILO</td><td>The buffer holds the last 86 sets of 8-bit low resolution values or 43 sets of 16-bit high resolution values. Once the buffer is full, the oldest data is discarded to make room for newer data. Reading from the buffer in this mode will return the most recent data first.</td></tr></table>	BM [1]	BM [0]	Mode	Description	0	0	FIFO	The buffer collects 86 sets of 8-bit low resolution values or 43 sets of 16-bit high resolution values and then stops collecting data, collecting new data only when the buffer is not full.	0	1	Stream	The buffer holds the last 86 sets of 8-bit low resolution values or 43 sets of 16-bit high resolution values. Once the buffer is full, the oldest data is discarded to make room for newer data.	1	0	Trigger	When a trigger event occurs, the buffer holds the last data set of SMP [6:0] samples before the trigger event and then continues to collect data until full. New data is collected only when the buffer is not full.	1	1	FILO	The buffer holds the last 86 sets of 8-bit low resolution values or 43 sets of 16-bit high resolution values. Once the buffer is full, the oldest data is discarded to make room for newer data. Reading from the buffer in this mode will return the most recent data first.
	BM [1]	BM [0]	Mode	Description																	
	0	0	FIFO	The buffer collects 86 sets of 8-bit low resolution values or 43 sets of 16-bit high resolution values and then stops collecting data, collecting new data only when the buffer is not full.																	
	0	1	Stream	The buffer holds the last 86 sets of 8-bit low resolution values or 43 sets of 16-bit high resolution values. Once the buffer is full, the oldest data is discarded to make room for newer data.																	
	1	0	Trigger	When a trigger event occurs, the buffer holds the last data set of SMP [6:0] samples before the trigger event and then continues to collect data until full. New data is collected only when the buffer is not full.																	
1	1	FILO	The buffer holds the last 86 sets of 8-bit low resolution values or 43 sets of 16-bit high resolution values. Once the buffer is full, the oldest data is discarded to make room for newer data. Reading from the buffer in this mode will return the most recent data first.																		

Register Map – continued**(3Ch) BUF_STATUS_1**

This register reports the status of the sample buffer.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
3Ch	BUF_STATUS_1	R	SMP_LV [7:0]							

Fields	Function
SMP_LV [7:0]	Reports the number of data bytes that have been stored in the sample buffer. When BRES = 1, this count will increase by 6 for each 3-axis sample in the buffer; when BRES = 0, the count will increase by 3 for each 3-axis sample. If this register reads 0, no data has been stored in the buffer.

(3Dh) BUF_STATUS_2

This register reports the status of the sample buffer trigger function.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
3Dh	BUF_STATUS_2	R	BUF_TRIG	0	0	0	0	0	0	0

Fields	Function
BUF_TRIG	Reports the status of the buffer's trigger function if this mode has been selected. When using trigger mode, a buffer read should only be performed after a trigger event.

(3Eh) BUF_CLEAR

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
3Eh	BUF_CLEAR	W	BUF_CLEAR [7:0]							

default value 00h

Fields	Function
BUF_CLEAR [7:0]	Latched buffer status information and the entire sample buffer are cleared when any data is written to this register.

(3Fh) BUF_READ

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
3Fh	BUF_READ	R	BUF_READ [7:0]							

Fields	Function
BUF_READ [7:0]	Buffer output register. Note, new data is not being written to the buffer during the buffer read operation. Thus, care must be taken when reading from the buffer. If data loss is not desired, the buffer read operation should be completed within ODR cycle.

Register Map – continued

(46h) BTS_WUF_CNTL

This register controls Wake-up and Back-to-sleep engine mode. Note that to properly change the value of this register, PC1 bit in CNTL1 register must first be set to '0'.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
46h	BTS_WUF_CNTL	R/W	0	TH_MODE E	C_MODE _BTS	C_MODE _WUF	0	0	0	1

default value 41h

Fields	Function
TH_MODE	Determines the threshold mode of Wake-up function/Back-to-sleep engine. TH_MODE = 0 - Engine is set to absolute threshold mode. TH_MODE = 1 - Engine is set to relative threshold mode.
C_MODE_BTS	Determines the Back-to-sleep debounce counter mode. C_MODE_BTS = 0 - The Back-to-sleep debounce counter is set to count up/reset. C_MODE_BTS = 1 - The Back-to-sleep debounce counter is set to count up/down.
C_MODE_WUF	Determines the Wake-up function debounce counter mode. C_MODE_WUF = 0 - The Wake-up function debounce counter is count up/reset. C_MODE_WUF = 1 - The Wake-up function debounce counter is count up/down.

(60h) SELFTEST

Self-test Enable register.

Register Address	Register Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
60h	SELFTEST	W	SELFTEST [7:0] (activation key = CAh)							

Fields	Function
SELFTEST [7:0]	Writing activation key (CAh) causes KX022ACR-Z into the Self-test mode.

To perform the Self-test, the following procedure is required:

- (1) Set PC1 bit to '0' in CNTL1 register to disable KX022ACR-Z.
- (2) Write CAh to this register to enable the MEMS Self-test function.
- (3) Set PC1 bit to '1' in CNTL1 register to enable KX022ACR-Z.

Once the Self-test function is enabled, electrostatic-actuation of the accelerometer, results in a DC shift of the X, Y and Z axis outputs. Calculate the Self-test (ST) response.

$$ST [g] = | ((OUTPUT_ST_ON [counts]) - (OUTPUT_ST_OFF [counts])) | / Sensitivity [counts/g]$$

The Self-test response should be compared to the product specifications to determine if the MEMS response is within the specified range (see the Electrical Characteristic table). To disable the Self-test mode, any of the following methods can be used:

- Power cycle KX022ACR-Z.
- Perform Software Reset by setting SRST bit to 1 in CNTL2 register.
- Set the PC1 bit to '0' in CNTL1 register. Then, write 00h to this register.

Motion Interrupt

KX022ACR-Z features an advanced threshold interrupt by the internal Wake-up and Back-to-sleep digital engines. These engines allow KX022ACR-Z to trigger interrupts when accelerometer activity falls below a defined threshold window (Back-to-sleep) or exceeds a threshold window (Wake-up event). Note that this function only generates an interrupt and doesn't trigger any changes to the part configuration (e.g. power mode, ODR, etc.).

1. Enabling/Disabling

The Wake-up and Back-to-sleep detection can be enabled/disabled using WUFE bit in CNTL1 and BTSE bit in BTS_CNTL register and the direction of motion detection can be set for any axis in INC2 register.

2. Debounce Counter

The Wake-up and Back-to-sleep digital engines have an internal debounce counter to qualify motion status detection. The debounce counter function can be set using either C_MODE_BTS or C_MODE_WUF bit in BTS_WUF_CNTL register. The counter can be configured to either reset or decrement itself if accelerometer data has either fallen below or risen above the threshold for Wake-up or Back-to-sleep functionality respectively. Note that each Wake-up Function Counter (WUFC) count qualifies 1 (one) user-defined Wake-up Function ODR period as set by OWUF bits in CNTL3 register. Similarly, each Back-to-sleep Counter (BTSC) count qualifies 1 (one) user-defined Back-to-sleep function ODR period as set by OBTS bits in BTS_CNTL register. Following equation shows how to calculate the WUFC and BTSC register values for a desired Wake-up and Back-to-sleep delay times.

WUFC (counts) = Wake-up Delay Time (s) x Wake-up Function ODR (Hz)

BTSC (counts) = Back-to-sleep Delay Time (s) x Back-to-sleep Function ODR (Hz)

3. Threshold Resolution

The motion interrupt threshold values are set by WUFTH bits and BTSTH bits in BTS_TH, WUF_TH and BTS_WUF_TH registers. The values in these registers are compared to the top 11 bits of the accelerometer 8 g output regardless of GSEL bits setting in CNTL1 register. This results in threshold resolution of 3.9 mg/counts.

$2^{11} \text{ counts}/8 \text{ g} = 2048 \text{ counts}/8 \text{ g} = 256 \text{ counts/g}$ or 3.9 mg/counts.

4. Threshold Calculation

To calculate the desired Wake-up Threshold (WUFTH) and Back-to-sleep Threshold (BTSTH). Note that the Wake-up engine function is independent of the user selected Acceleration Range.

WUFTH (counts) = Wake-up Threshold (g) x 256 (counts/g)

BTSTH (counts) = Back-to-sleep Threshold (g) x 256 (counts/g)

5. Relative/Absolute Threshold Modes Select


The type of threshold used for motion interrupt is controlled using TH_MODE bit in BTS_WUF_CNTL register. The threshold can be set to either an absolute acceleration value or a relative acceleration value.

Failure Report Function

KX022ACR-Z has the OTP memory load failure report function which are routed on INT1 and INT2. Note that the failure report function is prioritized than interrupt function. INT1 and INT2 toggle even if the IEN1 and IEN2 are not set, and any interrupt is ignored.

The failures are also reported on the CRC_F bit in STATUS_REG register.

The CRC_F bit is set, and INT1 and INT2 pins toggle IO_VDD and GND levels when the failure is detected. Perform Software Reset or Power Cycle the device when the failure is detected. This report function is available with any power mode.



Sample Buffer Feature Description

The sample buffer feature of KX022ACR-Z accumulates and outputs acceleration data based on how it is configured. There are 4 buffer modes available, and samples can be accumulated at either low (8-bits) or high (16-bits) resolution. Acceleration data is collected at the ODR specified by OSA bits in ODCNTL register. Each buffer mode accumulates data, reports data, and interacts with status indicators in a slightly different way.

1. FIFO Mode

Data Accumulation

Sample collection stops when the buffer is full.

Data Reporting

Data is reported with the oldest byte of the oldest sample first (X_L or X, based on resolution).

Status Indicators

A watermark interrupt occurs when the number of samples in the buffer reaches the Sample Threshold. The watermark interrupt stays active until the buffer contains less than this number of samples. This can be accomplished through clearing the buffer or explicitly reading greater than SMPX samples. (calculated with below Equation).

$$\begin{aligned} \text{BRES} &= 0: \\ \text{SMPX} &= \text{SMP_LV} [7:0] / 3 - \text{SMP} [6:0] \end{aligned}$$

$$\begin{aligned} \text{BRES} &= 1: \\ \text{SMPX} &= \text{SMP_LV} [7:0] / 6 - \text{SMP} [6:0] \end{aligned}$$

Equation 1. Samples Above Sample Threshold

2. Stream Mode

Data Accumulation

Sample collection continues when the buffer is full; older data is discarded to make room for newer data.

Data Reporting

Data is reported with the oldest sample first (uses FIFO read pointer).

Status Indicators

A watermark interrupt occurs when the number of samples in the buffer reaches the Sample Threshold. The watermark interrupt stays active until the buffer contains less than this number of samples. This can be accomplished through clearing the buffer or explicitly reading greater than SMPX samples (calculated with Equation 1).

3. Trigger Mode

Data Accumulation

When a physical interrupt is caused by one of the digital engines, or when a logic HIGH signal occurs on TRIG pin, the trigger event is asserted and SMP [6:0] samples prior to the event are retained. Sample collection continues until the buffer is full.

Data Reporting

Data is reported with the oldest sample first (uses FIFO read pointer).

Status Indicators

When a physical interrupt occurs or when a logic HIGH signal occurs on TRIG pin, and there are at least SMP [6:0] samples in the buffer, BUF_TRIG bit in BUF_STATUS_2 register is asserted. This bit should be cleared by writing to BUF_CLEAR register to prevent Buffer Full interrupt from firing while TRIG pin remains de-asserted.

4. FILO Mode

Data Accumulation

Sample collection continues when the buffer is full; older data is discarded to make room for newer data.

Data Reporting

Data is reported with the newest byte of the newest sample first (Z_H or Z, based on resolution).

Status Indicators

A watermark interrupt occurs when the number of samples in the buffer reaches the Sample Threshold. The watermark interrupt stays active until the buffer contains less than this number of samples. This can be accomplished through clearing the buffer or explicitly reading greater than SMPX samples (calculated with Equation 1).

Buffer Operation

The following diagrams illustrate the operation of the buffer conceptually. Actual physical implementation has been abstracted to offer a simplified explanation of how the different buffer modes operate. Figure 1 represents a high-resolution 3-axis sample within the buffer. Figure1 to Figure10 represent a 10-sample version of the buffer (for simplicity), with Sample Threshold set to 8. Regardless of the selected mode, the buffer fills sequentially, one byte at a time. It is important to keep in mind that new data is not being written to the buffer during the buffer read operation. Thus, care must be taken when reading from the buffer. If data loss is not desired, the buffer read operation should be completed within ODR cycle.

Figure 1 shows one 6-bytes data sample. Note the location of the FILO read pointer versus that of the FIFO read pointer.




Figure 1. One Buffer Sample

Regardless of the selected mode, the buffer fills sequentially, one sample at a time. Note in Figure 2 the location of the FILO read pointer versus that of the FIFO read pointer. The buffer write pointer shows where the next sample will be written to the buffer.




Figure 2. Buffer Filling

Buffer Operation – continued

The buffer continues to fill sequentially until the Sample Threshold is reached. Note in Figure 3 the location of the FILO read pointer versus that of the FIFO read pointer.




Figure 3. Buffer Approaching Sample Threshold

In FIFO, Stream, and FILO modes, a watermark interrupt is issued when the number of samples in the buffer reaches the Sample Threshold. In trigger mode, this is the point where the oldest data in the buffer is discarded to make room for newer data.




Figure 4. Buffer at Sample Threshold

Buffer Operation – continued

In trigger mode, data is accumulated in the buffer sequentially until the Sample Threshold is reached. Once the Sample Threshold is reached, the oldest samples are discarded when new samples are collected. Note in Figure 5 how Data0 was thrown out to make room for Data8.

Index	Sample	
0	Data1	← Trigger read pointer
1	Data2	
2	Data3	
3	Data4	
4	Data5	
5	Data6	
6	Data7	
Trigger write pointer → 7	Data8	← Sample Threshold
8		
9		

Figure 5. Additional Data Prior to Trigger Event

After a trigger event occurs, the buffer no longer discards the oldest samples, and instead begins accumulating samples sequentially until full. The buffer then stops collecting samples, as seen in Figure 6. This results in the buffer holding SMP [6:0] samples prior to the trigger event, and SMPX samples after the trigger event.

Index	Sample	
0	Data1	← Trigger read pointer
1	Data2	
2	Data3	
3	Data4	
4	Data5	
5	Data6	
6	Data7	
7	Data8	← Sample Threshold
8	Data9	
9	Data10	

Figure 6. Additional Data After Trigger Event

Buffer Operation – continued

In FIFO, Stream, FILO, and Trigger (after a trigger event has occurred) modes, the buffer continues filling sequentially after the Sample Threshold is reached. Sample accumulation after the buffer is full depends on the selected operation mode. FIFO and Trigger modes stop accumulating samples when the buffer is full, and Stream and FILO modes begin discarding the oldest data when new samples are accumulated.

Index	Sample	
0	Data0	← FIFO read pointer
1	Data1	
2	Data2	
3	Data3	
4	Data4	
5	Data5	← Sample Threshold
6	Data6	
7	Data7	
8	Data8	← FILO read pointer
9	Data9	

Figure 7. Buffer Full

After the buffer has been filled in FILO or Stream mode, the oldest samples are discarded when new samples are collected. Note in Figure 8 how Data0 was thrown out to make room for Data10.

Index	Sample	
0	Data1	← FIFO read pointer
1	Data2	
2	Data3	
3	Data4	
4	Data5	
5	Data6	← Sample Threshold
6	Data7	
7	Data8	
8	Data9	← FILO read pointer
9	Data10	

Figure 8. Buffer Full - Additional Sample Accumulation in Stream or FILO Mode

Buffer Operation – continued

In FIFO, Stream, or Trigger mode, reading one sample from the buffer will remove the oldest sample and effectively shift the entire buffer contents up, as seen in Figure 9.




Figure 9. FIFO Read from Full Buffer

In FILO mode, reading one sample from the buffer will remove the newest sample and leave the older samples untouched, as seen in Figure 10.




Figure 10. FILO Read from Full Buffer

Typical Performance Curves

(Reference data)

(Unless otherwise specified $V_{IO_VDD} = 2.5\text{ V}$, $V_{VDD} = 2.5\text{ V}$, $T_a = 25\text{ }^{\circ}\text{C}$)




Figure 11. Operating Current Consumption vs ODR





Figure 12. Start Up Time vs ODR

Power On Procedure

Proper functioning of power-on reset (POR) is dependent on the specific $V_{DD_{LOW}}$ and T_{VDD_OFF} profile of individual applications. It is recommended to minimize $V_{DD_{LOW}}$ and maximize T_{VDD_OFF} . It is also advised that the VDD ramp up time be monotonic. To assure proper POR, the application should be evaluated over the customer specified range of VDD, $V_{DD_{LOW}}$, T_{VDD_OFF} and temperature as POR performance can vary depending on these parameters. Bench Testing has demonstrated POR performance regions for a proper POR trigger. To assure POR trigger properly executes, setting operational thresholds consistent with Table as follows.



(Unless otherwise specified $V_{VDD} = 2.5\text{ V}$, $V_{IO_VDD} = 2.5\text{ V}$ and $T_a = 25\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
VDD off time	T_{VDD_OFF}	10	-	-	ms	
IO_VDD off time	$T_{IO_VDD_OFF}$	10	-	-	ms	
VDD low voltage	$V_{DD_{LOW}}$	-	-	250	mV	
IO_VDD low voltage	IO_VDD_{LOW}	-	-	250	mV	
IO_VDD low to VDD low time	T_{IOVDD_VDD}	0	-	-	ms	
VDD high to IO_VDD high time	T_{VDD_IOVDD}	0	-	-	ms	

(Note) VDD and IO_VDD must always be monotonic ramps without ambiguous state.

The V_{IO_VDD} must remain $\leq V_{VDD}$.


In order to prevent entering an ambiguous state, both VDD and IO_VDD need to be pulled down to GND ($\leq 250\text{ mV}$) for duration of time $\geq 10\text{ ms}$.

The Power-up time is specified in the Electrical Characteristics table



It is important the user determines the timing (T_{VDD_OFF}) and threshold ($V_{DD_{LOW}}$) levels by evaluating the performance in the specific system for which the device will be incorporated.

Orientation


When device is accelerated in +X, +Y or +Z direction, the corresponding output will increase.



Static X/Y/Z Output versus Orientation to Earth's surface with GSEL [1:0] = 0 (Acceleration Range: ± 2 g)


Position	1		2		3		4		5		6	
Diagram												
Resolution (bits)	16	8	16	8	16	8	16	8	16	8	16	8
X (counts)	+16384	+64	0	0	-16384	-64	0	0	0	0	0	0
Y (counts)	0	0	-16384	-64	0	0	+16384	+64	0	0	0	0
Z (counts)	0	0	0	0	0	0	0	0	+16384	+64	-16384	-64

Static X/Y/Z Output versus Orientation to Earth's surface with GSEL [1:0] = 1 (Acceleration Range: ± 4 g)


Position	1		2		3		4		5		6	
Diagram												
Resolution (bits)	16	8	16	8	16	8	16	8	16	8	16	8
X (counts)	+8192	+32	0	0	-8192	-32	0	0	0	0	0	0
Y (counts)	0	0	-8192	-32	0	0	+8192	+32	0	0	0	0
Z (counts)	0	0	0	0	0	0	0	0	+8192	+32	-8192	-32

Orientation – continued


Static X/Y/Z Output versus Orientation to Earth's surface with GSEL [1:0] = 2 (Acceleration Range: ± 8 g)

Position	1		2		3		4		5		6	
Diagram												
	Earth's surface		Earth's surface		Earth's surface		Earth's surface		Earth's surface		Earth's surface	
Resolution (bits)	16	8	16	8	16	8	16	8	16	8	16	8
X (counts)	+4096	+16	0	0	-4096	-16	0	0	0	0	0	0
Y (counts)	0	0	-4096	-16	0	0	+4096	+16	0	0	0	0
Z (counts)	0	0	0	0	0	0	0	0	+4096	+16	-4096	-16

Static X/Y/Z Output versus Orientation to Earth's surface with GSEL [1:0] = 3 (Acceleration Range: ± 16 g)

Position	1		2		3		4		5		6	
Diagram												
	Earth's surface		Earth's surface		Earth's surface		Earth's surface		Earth's surface		Earth's surface	
Resolution (bits)	16	8	16	8	16	8	16	8	16	8	16	8
X (counts)	+2048	+8	0	0	-2048	-8	0	0	0	0	0	0
Y (counts)	0	0	-2048	-8	0	0	+2048	+8	0	0	0	0
Z (counts)	0	0	0	0	0	0	0	0	+2048	+8	-2048	-8

Application Example



I/O Equivalence Circuits

Pin Name	Equivalence Circuit	Pin Name	Equivalence Circuit
VDD IO_VDD		SDI/SDA SDO/ADDR	
SCLK/SCL TRIG nCS		INT1 INT2	

Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Recommended Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

7. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

8. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

9. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

Operational Notes – continued

10. Regarding the Input Pin of the IC

This monolithic IC contains P⁺ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.

When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.





Figure 13. Example of Monolithic IC Structure


11. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.


Ordering Information



Marking Diagram



Physical Dimension and Packing Information



Revision History

Date	Revision	Changes
16.Jun.2023	001	New Release
25.Dec.2023	002	Add Kionix™ logo. Fix typo in docs.

Notice

Precaution on using ROHM Products

- Our Products are designed and manufactured for application in ordinary electronic equipment (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ^(Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASS III	CLASS III	CLASS II b	CLASS III
CLASS IV		CLASS III	

- ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - Installation of protection circuits or other protective devices to improve system safety
 - Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc. prior to use, must be necessary:
 - Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - Sealing or coating our Products with resin or other coating materials
 - Use of our Products without cleaning residue of flux (Exclude cases where no-clean type fluxes is used. However, recommend sufficiently about the residue.) ; or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - Use of the Products in places subject to dew condensation
- The Products are not subject to radiation-proof design.
- Please verify and confirm characteristics of the final or mounted products in using the Products.
- In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse, is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- Confirm that operation temperature is within the specified range described in the product specification.
- ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of ionizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

Other Precaution

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.