

1/3 Duty LCD Display Drivers with Key Input Function



Overview

The LC75853NE and LC75853NW are 1/3 duty LCD display drivers that can directly drive up to 126 segments and can control up to four general-purpose output ports. These products also incorporate a key scan circuit that accepts input from up to 30 keys to reduce printed circuit board wiring.


Features

- Key input function for up to 30 keys (A key scan is performed only when a key is pressed.)
- 1/3 duty 1/2 bias and 1/3 duty 1/3 bias drive schemes can be controlled from serial data (up to 126 segments).
- Sleep mode and all segments off functions that are controlled from serial data
- Segment output port/general-purpose output port function switching that is controlled from serial data
- Serial data I/O supports CCB format communication with the system controller.
- Direct display of display data without the upof a decoder provides high generality.
- Provision of an on-chip voltage-detection set circuit prevents incorrect displays.
- RC oscillator circuit
 - CCB is a trademark of S/NYO FLEC, 'C CO., LTD.
 - CCB is SANYO's original bus to rat and all the bus addresses are controlled by "Yo."

Package Dimension


unit: mm

3159-QFP64E



unit: rara

3150-SQFP64



- Any all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical ant/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained berein

SANYO Electric Co.,Ltd. Semiconductor Company

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Specifications

Absolute Maximum Ratings at Ta = 25°C, V_{SS} = 0 $V_{\scalebox{0.5}{\sc V}}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD}	-0.3 to +7.0	V
lanut voltore	V _{IN} 1	CE, CL, DI	-0.3 to +7.0	V
Input voltage	V _{IN} 2	OSC, KI1 to KI5, TEST, V _{DD} 1, V _{DD} 2	-0.3 to V _{DL} + 0.3	V
Output valtage	V _{OUT} 1	DO	-0.3 to +7.0	V
Output voltage	V _{OUT} 2	OSC, S1 to S42, COM1 to COM3, KS1 to KS6 P1 to P4	-0.5 $V_{DD} + 0.3$	V
	I _{OUT} 1	S1 to S42	30%	μА
Output surrent	I _{OUT} 2	COM1 to COM3	7	mA
Output current	I _{OUT} 3	KS1 to KS6	//1	mA
	I _{OUT} 4	P1 to P4	5	mA
Allowable power dissipation	Pd max	Ta = 85°C	200	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Allowable Operating Ranges at Ta = –40 to +85°C, V_{SS} = % V

Parameter	Symbol Conditions —			Ratings		Unit
Parameter			min	typ	max	Offic
Supply voltage	V_{DD}	V _{DD}	4.5		6.0	V
Input voltage	V _{DD} 1	V _{DD} 1		2/3 V _{DD}	V_{DD}	V
input voitage	$V_{DD}2$	V _{DD} 2		1/3 V _{DD}	V_{DD}	V
Input high level voltage	V _{IH} 1	CE, CL, DI	0.8 V _{DD}		6.0	V
input high level voltage	V _{IH} 2	KI1 to KI5	0.6 V _{DD}		V_{DD}	V
Input low level voltage	V_{IL}	CE, CL, Di, Ki1 to KIF	0		0.2 V _{DD}	V
Recommended external resistance	R _{OSC}	OSC		68		kΩ
Recommended external capacitance	C _{OSC}	OSO		820		pF
Guaranteed oscillation range	fosc	OSC	19	38	76	kHz
Data setup time	t _{ds}	CL, DI. Fig 2	160			ns
Data hold time	t _{rin}	CL 7I: , ure ∠	160			ns
CE wait time	t _{op}	C CL: Figur 2	160			ns
CE setup time	t _{cs}	CE, CL. "nure 2	160			ns
CE hold time	t _{ch}	CL: Figure 2	160			ns
High level clock pulse width	t _{øH}	UE Jure 2	160			ns
Low level clock pulse width		Figure 2	160			ns
Rise time	t _r	CE, CL, D'. F'gure 2		160		ns
Fall time		CE, CL DI. Figure 2		160		ns
DO output delay time	t	DO, $\Gamma_{P'J} = 4.7 \text{ k}\Omega$, $C_L = 10 \text{ pF*}^{1}$: Figure 2			1.5	μs
DO rise time	t	DC, $F_{PU} = 4.7 \text{ k}\Omega$, $C_L = 10 \text{ pF*}^{1}$: Figure 2			1.5	μs


Note: *1. Since Γ O is an end output, these values depend on the resistance of the pull-up resistor R_{PU} and the load capacitance C_L .

Continued on next page.


Electrical Characteristics for the Allowable Operating Ranges

Parameter	Symbol	Conditions		Ratings		Unit
			min	typ	max	
Hysteresis	V _H	CE, CL, DI		0.1 V _{DD}		V
Power-down detection voltage	V_{DET}		2.7	3.0	3.3	V
Input high level current	I _{IH}	CE, CL, DI: V _I = 6.0 V			5.0	μΑ
Input low level current	I _{IL}	CE, CL, DI: V _I = 0 V	-5 J			μA
Input floating voltage	V_{IF}	KI1 to KI5			0.05 V _{DD}	V
Pull-down resistance	R _{PD}	KI1 to KI5: V _{DD} = 5.0 V	50	100	25 J	kΩ
Output off leakage current	I _{OFFH}	DO: V _O = 6.0 V			6.0	μA
	V _{OH} 1	KS1 to KS6: I _O = -500 μA	V _{DD} - 1.2	V _{DD} 5	V _D _D - 0.2	V
Output high level voltage	V _{OH} 2	P1 to P4: I _O = -1 mA	V _{DD} – 1.			V
Output high level voltage	V _{OH} 3	S1 to S42: I _O = -20 μA	V _{DL} 1.0			V
	V _{OH} 4	COM1 to COM3: I _O = -100 μA	-1			V
	V _{OL} 1	KS1 to KS6: I _O = 25 μA	2	0.5	1.5	V
	V _{OL} 2	P1 to P4: I _O = 1 mA			1.0	V
Output low level voltage	V _{OL} 3	S1 to S42: I _O = 20 μA			1.0	V
	V _{OL} 4	COM1 to COM3: I _O = 100 μA			1.0	V
	V _{OL} 5	DO: I _O = 1 mA		0.1	0.5	V
	V _{MID} 1	COM1 to COM3: 1/2 bias, l _j = ±100 μA	1/2 V _{DF} – 1.0		1/2 V _{DD} + 1.0	V
	V _{MID} 2	S1 to S42: 1/3 bias, I _O = ±20 μA	2/3 V _{DD} – 1.0		2/3 V _{DD} + 1.0	V
Output middle level voltage*2	V _{MID} 3	S1 to S42: 1/3 bias, I _D = ±20 m	1/3 V _{DD} – 1.0		1/3 V _{DD} + 1.0	V
	V _{MID} 4	COM1 to COM3; 1/3 bias, I _O +100	2/3 V _{DD} – 1.0		2/3 V _{DD} + 1.0	V
	V _{MID} 5	COM1 to COM3: 1/3 75 $y = \pm^{0.00} \mu A$	1/3 V _{DD} – 1.0		1/3 V _{DD} + 1.0	V
Oscillator frequency	fosc	OSC: R = 68 kΩ, C >20 p.	30.4	38	45.6	kHz
	I _{DD} 1	Sir.ep mode			100	μΑ
Current drain	I _{DD} 2	$J_{\Gamma,D} = 6.0 \text{ V}$, itput $1/2 \text{ bias}$, $f_{\Gamma,SC} = 38 \text{ kHz}$		350	700	μΑ
	I _{DD} 3	V _{DD} = 6 ° V outb. open, 1/3 blas, f _{OSC} = 38 kHz		300	600	μA

Note: *2. Excluding the bias voltage generator divider vistor vilt into $V_{DD}1$ and $V_{DD}2$. (See Figure 1.)



1. When CL is stopped at the low level



2. When CL is stopped at the high level





Figure 2


Block Diagram



Pin Functions

Pin	Pin No.	Function	Active	I/O	Handling when unused
S1/P1 to S4/P4 S5 to S40	1 to 4 5 to 40	Segment outputs for displaying the display data transferred by serial data input. The S1/P1 to S4/P4 pins can be used as general-purpose output ports under serial data control.		9	Open
COM1 COM2 COM3	41 42 43	Common driver outputs The frame frequency f_O is given by: $f_O = (f_{OSC}/384)$ Hz.		0	Open
KS1/S41, KS2/S42, KS3 to KS6	44 45 46 to 49	Key scan outputs Although normal key scan timing lines require diodes to be inserted the timing lines to prevent shorts, since these outputs are unbalance. CMC transistor outputs, these outputs will not be damaged by shorting then these outputs are used to form a key matrix. The KS_1/S41 and KS_1 to pins can be used as segment outputs when so specified the une of the transition of the user to be used.		0	Open
KI1 to KI5	50 to 54	Key scan inputs These pins have built-in pull-down resistors.	Н	I	GND
osc	60	Oscillator connection An oscillator circuit is formed by connecting a. Y' nal resistor and capacitor at this pin.	_	I/O	V _{DD}
CE	62	Serial data interface connections to t' co. Iler. Note that DC, being an	Н	I	
CL	63	open-drain output, requires a pull-u esistor. CE: Chip enable		1	GND
DI	64	CL: Synchronization clock DI: Transfer date	_	1	
DO	61	DO: Output da.a	_	0	Open
TEST	55	This pin must be connect to ground.	_	ı	_
V _{DD} 1	57	Used for applying the LC. Trive 2/3 bias voltage externally. Must be connected to V _{DD} them are bias drive scheme is used.	_	I	Open
V _{DD} 2	58	Used for a sying training CD drive 1/3 bias voltage externally. Must be connected to 1/2 bias drive scheme is used.	_	I	Open
V _{DD}	56	Power sup, 'connection. Fro ide a voltage of between 4.5 and 6.0 V.	_	_	_
V _{SS}	50	Power pply connection. Connect to ground.	_	_	

Serial Data Input



Control Data Functions

1. S0, S1: Sleep control data

These control data bits switch between normal mode and sleep mode and set the states of the KS1 to KS6 key scan outputs during key scan standby.

Contro	ol data	Mode	OSC oscillator	Segment outputs	O',tp:	t pin sta	ates our	ing key s	scan st	andby
S0	S1	iviode	OSC OSCIIIATOI	Common outputs	K51	K\$	KS3	KS4	1 ′S5	KS6
0	0	Normal	Operating	Operating	Н		Н	Н	Н	Н
0	1	Sleep	Stopped	L	L	2	L	L	<u>y</u> .	Н
1	0	Sleep	Stopped	L	L	L	L	L/	Н	Н
1	1	Sleep	Stopped	L //	H	Н	Н	А	Н	Н

Note: This assumes that the KS1/S41 and KS2/S42 output pins are selected for key scan output.

2. K0, K1: Key scan output/segment output selection data

These control data bits switch the functions of the KS1/S41 and KS2/S42 out, it pins etween key scan output and segment output.

Contro	ol data	Output pin state		Maximum numbafili.
K0	K1	KS1/S41	KS2/S42	Maximum number of it.
0	0	KS1	KS2	70
0	1	S41	KS2	25
1	×	S41	S42	20

X: don't care

3. P0, P1: Segment output port/general-purpose output por select. n data

These control data bits switch the functions of the S1/21 to S4/7 , output runs between the segment output port and the general-purpose output port.

Contro	ol data	Ou put pin state			
P0	P1	S1/P1	52 P2	`3/P3	S4/P
0	0	S1	S2	Su	5,4
0	1	P1	P2		54
1	0	P1 /	P	P3	S4
1	1	P:	2	P3	P4

The table below lists the correspondence by ween the display data and the output pins when these pins are selected to be general-purpose output port

Output pin	Correspo ling dist y data
S1/P1	
S2/P2	4
S3/P%	7
S4 P4	D10

For example, i. be S¹" + output pin is selected to be a general-purpose output port, the S4/P4 output pin will output a high leve ... n ii. display data D10 is 1.

4. SC: Segment of if control data

This control data bit controls the on/off state of the segments.

SC	Display state
0	On
1	Off

However, note that when the segments are turned off by setting SC to 1, the segments are turned off by outputting segment off waveforms from the segment output pins.

5. DR: 1/2 bias or 1/3 bias drive selection data
This control data bit switches between LCD 1/2 bias or 1/3 bias drive.

DR	Drive scheme
0	1/3 bias drive
1	1/2 bias drive

Display Data and Output Pin Correspondence

Output pin	COM1	COM2	COM3
S1/P1	D1	D2	D3
S2/P2	D4	D5	D6
S3/P3	D7	D8	D9
S4/P4	D10	D11	D12
S5	D13	D14	D15
S6	D16	D17	D18
S7	D19	D20	D21
S8	D22	D23	D24
S9	D25	D26	D27
S10	D28	D29	D30
S11	D31	D32	D33
S12	D34	D35	D36
S13	D37	D38	D39
S14	D40	D41	D42
S15	D43	D44	D45
S16	D46	D47	D48
S17	D49	D50	D51
S18	D52	D53	D54
S19	D55	D56	D57
S20	D58	D59	D/50
S21	D61	D62	Dr.3


Output pin	COM1	COM2	C NIS
S22	D64	D%5	6
S23	D67	DF.8	765
S24	D70	D71	D١
S25	D73	D74	07
S26	D76	D7	D78
S27	D79	D8u	D81
S28	Γ.82	DC	D84
S29	Γ85	D86	D\$7
S30	D88		D90
S31	D91	792	D93
S32	Do4	D95	D96
S33	97ر	D98	D99
S34	L	D101	D102
S55	D103	D/10/.	D105
S76	7106	D1.07	D108
S37	09	D110	D111
S38	112د	D113	D114
S35	D115	D116	D117
5	D118	D119	D120
KS1/5-	F/12.1	D122	D123
N 101	Г 124	D125	D126

For example, the table below lists the segme out at states for the S11 output pin.


Display data			Output pin state	
D31	D32	D33	S11	
0	0	0	egments for COM1, COM2 and COM3 are off.	
0	0	1	CD segmen for COM3 is on.	
0	1	0	e LuD segmen'. for COM2 is on.	
0	1//	1	T LCD segments for COM2 and COM3 are on.	
1	J ne LCD segment for COM1 is on.			
1	15	1	The LCD segments for COM1 and COM3 are on.	
1	1 The LCD segments for COM1 and COM2 are on.			
1	1		The LCD segments for COM1, COM2 and COM3 are on.	

Serial Data Output

1. When CL is stopped at the low level



2. When CL is stopped at the high level



- CCB address......43H
- KD1 to KD30.....Key data
- SA.....Sleep acknowledge da.

Note: If a key data read operation is execution is execution in the property of the second property of the second

Output Data

1. KD1 to KD30: Key data

When a key matrix of up to 30 ke, is formed from the KS1 to KS6 output pins and the KI1 to KI5 input pins and one of those keys is pressed, the regularian corresponding to that key will be set to 1. The table shows the relationship between those lines are the key data bits.

	KI1	ΚIλ	XI?	KI4	KI5
KS1/S41	KD ⁴	I/F	K.D3	KD4	KD5
KS2/S42	F 6	KD7	KD8	KD9	KD10
KS3	Y D11	KD12	KD13	KD14	KD15
KS4	KL	KD17	KD18	KD19	KD20
K5.5	k. 1	KD27.	KD23	KD24	KD25
KSb	KD 3	KΓ 27	KD28	KD29	KD30

When the KS1/S41 and KS2/S42 output pins are selected to be segment outputs by control data bits K0 and K1 and a key matrix of up to 20 keys is formed using the KS3 to KS6 output pins and the KI1 to KI5 input pins, the KD1 to KD10 key data bits will be set to 0.

2. SA: Sleep acknowledge data

This output data bit is set to the state when the key was pressed. Also, while DO will be low in this case, if serial data is input and the mode is set (to normal or sleep mode) during this period, that mode will be set. SA will be 1 in sleep mode and 0 in normal mode.


Sleep Mode Functions

Sleep mode is set up by setting S0 or S1 in the control data to 1. The segment outputs will all go low and the common outputs will also go low, and the oscillator on the OSC pin will stop (it will be started by a key press). This reduces power dissipation. This mode is cleared by sending control data with both S0 and S1 set to 0. However, note that the S1/P1 to S4/P4 outputs can be used as general-purpose output ports according to the state of the P0 and P1 control data bits, even in sleep mode. (See the control data description for details.)

Key Scan Operation Functions

1. Key scan timing


The key scan period is 288 T (s). To reliably determine the on/off state of the keys, t! Le 50° NE/NW scans the keys twice and determines that a key has been pressed when the key data agrees. If output, a key data read request (a low level on DO) 615 T (s) after starting a key scan. If the key data does not agree an a key was pressed at that point, it scans the keys again. Thus the LC75853NE/NW cannot detect a key yess so yeter than 515 T (s).



Note: *3. In sleep mode the high/low state of the sepins is stermined by the S0 and S1 bits in the control data. Key scan output signals are not output from pins that are set low.


2. In normal mode

- The pins KS1 to KS5 are set his
- When a key is pressed key can is started and the keys are scanned until all keys are released. Multiple key presses are recognized by deterrining whether multiple key data bits are set.
- If a key is pressed for long or than 615 % (s) (where $T = \frac{1}{f_{OSC}}$) the LC75853NE/NW outputs a key data read request (a low sel on so) to the controller. The controller acknowledges this request and reads the key data. However, if C. is again during a serial data transfer, DO will be set high.
- After the control reads the key data, the key data read request is cleared (DO is set high) and the LC75857 μ W erforms another key scan. Also note that DO, being an open-drain output, requires a pull-up resistor atwee 1 and $10 \,\mathrm{k}\Omega$).




3. In sleep mode

- The pins KS1 to KS6 are set to high or low by the S0 and S bit the control data. (See the control data description for details.)
- If a key on one of the lines corresponding to a KS? to KS6 in hich is set high is pressed, the oscillator on the OSC pin is started and a key scan is performed. Keys are scan. I until all keys are released. Multiple key presses are recognized by determining whether multiple key date.
- If a key is pressed for longer than 615 T (s) (where $1 \frac{1}{c_{OS}}$) the LC/5853NE/NW outputs a key data read request (a low level on DO) to the controller. $1 c_{OS}$ introller act nowledges this request and reads the key data. However, if CE is high during a serial data transport. It is also be thigh.
- After the controller reads the key data, . ke data read request is cleared (DO is set high) and the LC75853NE/NW performs another key scar. However, this does not clear sleep mode. Also note that DO, being an open-drain output, requires a pull-up. Tistor between 1 and 10 k Ω).
- Sleep mode key scan example Example: S0 = 0, S1 = 1 (sleep with only K, 5 high)




Note: *4. These dicdes are required to reliable recognize multiple key presses on the KS6 line when sleep mode state with only KS6 high, as in the above example. That is, these diodes prevent incorrect operations due to sneak currents in the KS6 key scan output signal when keys on the KS1 to KS5 lines are pressed at the same time.




Multiple Key Presses

Although the LC75853NE/NW is capable of key scanning without ir sing does for dual key presses, triple key presses on the KI1 to KI5 input pin lines, or multiple key presses on a KS6 curput pin lines, multiple presses other than these cases may result in keys that were not pressed reconized as having been pressed. Therefore, a diode must be inserted in series with each key. Applications that do no leconize multiple key presses of three or more keys should check the key data for three or more 1 bits and ignore such data.

1/3 Duty, 1/2 Bias Drive Technique



1/3 Duty, 1/3 Bias Drive Technique




Voltage Detection Type Reset Circuit (VDET)

This circuit generates an output signal and resets the system when power is first applied and when the voltage drops, i.e., when the power supply voltage is less than or equal to the power down detection voltage VDET, which is 3.0 V, typical. To assure that this function operates reliably, a capacitor must be added to the power supply line so that the power supply voltage V_{DD} rise time when power is first applied and the power supply voltage V_{DD} fall time when the voltage drops are both at least 1 ms. (See Figure 3.)

System Reset

1. Reset method

If at least 1 ms is assured as the supply voltage V_{DD} rise time when power is applied, sy, we eset will be applied by the VDET output signal when the supply voltage is brought up. If at least 1 ms is assured as the supply voltage V_{DD} fall time when power drops, a system reset will be applied in the same manner of the VDET output signal when the supply voltage is lowered. Note that the reset is cleared at the point when of the crial data (the display data D1 to D126 and the control data) has been transferred, i.e., on the fall of the CE sig. Figur (3.)



Power supply voltage V_{DL} ine tin. $\geq 1 \text{ ms}$ Power supply voltage V_{DD} fa... he: $1.2 \geq 1 \text{ ms}$

- ure 3

A03058

2. LC75853NE/NW internal block states during the reset period

CLOCK GENERATOR

Reset is applied and the base cloc is topped. However the OSC pin state (normal or sleep mode) is determined after the S0 and S1 control data its are a insferred.

• COMMON DRIVER SEGNANT, VER & LATCH

Reset is applied and the display turned off. However, display data can be input to the latch circuit in this state.


KEY SCAN

Reset is applied, the circle is so to the initial state, and at the same time the key scan operation is disabled.

KEY BUFFER

Reset is applied and II the ey data is set to low.

• CCB UNTERF CE. CONTROL RUGISTER, SHIFT REGISTER Since serial da. ansi r is possible, these circuits are not reset.




3. Output pin states during the reset period

Output pin	State during resc
S1/P1 to S4/P4	L*-
S5 to S40	
COM1 to COM3	1
KS1/S41, KS2/S42	L
KS3 to KS5	X*
KS6	-11
DO	H*7
/ /	

X: Don't crare


Note: *5 These out it pir forcibly se' to the segment output function and held low.

*6. When power lirst replied, these output pins are undefined until the S0 and S1 control data bits have been transferred. Since this utput is an-open drain output, a pull-up resistor of between 1 and 10 k Ω is required. This pin remains high during the reset key data read operation is performed.



Note: *8. Add a capacitor to the power supply line so 'na' the power suppliant fall time when power drops are both at leg at 'ms, as the 7585; *9. The DO pin, being an open-drain output requires a property in the control of the con voltage V_{DD} .is: time when power is applied and the power supply voltage V_{DD} E/NW is reset by the VDET.


. Select a resistance (between 1 to 10 $k\Omega$) appropriate for the capacitance of the external wiring so that signal waveforr is are not degrade.



Note: *8. Add a capacitor to the power supply line so that the power supply Add a capacitor to the power supply line s/, that the power supply voltage V_{DD} rise time when power is applied and the power supply voltage V_{DD} fall time when power drops are both at least 1 ms, as under 1 C758 NE/NW is reset by the VDET.


The DO pin, being an open-drain output, equires an equire supply voltage V_{DD} is the voltage voltage voltage. The power supply voltage v_{DD} is the voltage v_{DD} and voltage v_{DD} is the voltage v_{DD} and voltage v_{DD} is the v_{DD} is

*9. The DO pin, being an open-drain output, equires a "I-up external wiring so that signal waveforms are not degrace



Note: *8. Add a capacitor to the power supply line so 'na' the power suppliant fall time when power drops are both at leg at 'ms, as the 7585; *9. The DO pin, being an open-drain output requires a property in the control of the con oltage $\rm V_{DD}$, sr, time when power is applied and the power supply voltage $\rm V_{DD}$ E/NW is reset by the VDET.

. Select a resistance (between 1 to 10 $k\Omega$) appropriate for the capacitance of the external wiring so that signal waveforr is are not degrade.



Note: *8. Add a capacitor to the power supply line so 'ne' the power supply 'oltage V_{DD}' is', time when power is applied and the power supply voltage V_{DD} fall time when power drops are both at least 1 ms, as the \$\cap{7585}\$; E/NW is reset by the VDET.


*9. The DO pin, being an open-drain output, requires a polyprocess. Select a resistance (between 1 to 10 kΩ) appropriate for the capacitance of the external wiring so that signal waveforms are not degrade.

Notes on transferring display data fro. the controller


The display data (D1 to D125) is transferred to the LC/5853NE/NW in three operations. All of the display data should be transferred within 30 m₅ to maintain the quality of the displayed image.

Notes on the controller key data read techniques

- 1. Timer based key data acquisition
 - Flowchart



• Timing chart



t3: Key scan execution time who line . I day agreed for two key scans. (615 T (s))

t4: Key scan execution time what the key alat did not a gree for two key scans and the key scan was executed again. (1230 T (s))

 $T = \frac{1}{f_{OSC}}$

t5: Key addr. ss (43H) tra sfer tim

t6: Key data read time

• Explanation

In this techning, the controller uses a timer to determine key on/off states and read the key data. The controller must che key. Do state when CE is low every t7 period without fail. If DO is low, the controller recognizes that a key has been pussed and executes the key data read operation.


The period to this technique must satisfy the following condition.

$$t7 > (t5 + t6 + t4)$$


If a key data read operation is executed when DO is high, the read key data (KD1 to KD30) and sleep acknowledge data (SA) will be invalid.

2. Interrupt based key data acquisition

• Flowchart



• Timing chart



to: Key scan conductime when the key data agreed for two key scans. (615 T (s))
t4. Key scroexection under whet the key data did not agree for two key scans and the key scan was executed again. (1230 T (s))

 $T = \frac{1}{f_{OSC}}$

t5: Yey address (-...H) transier time t6: Key data read time

Explanation

In this technique, the controller uses interrupts to determine key on/off states and read the key data. The controller must check the DO state when CE is low. If DO is low, the controller recognizes that a key has been pressed and executes the key data read operation. After that the next key on/off determination is performed after the time t8 has elapsed by checking the DO state when CE is low and reading the key data. The period t8 in this technique must satisfy the following condition.

t8 > t4

If a key data read operation is executed when DO is high, the read key data (KD1 to K' 33) and sleep acknowledge data (SA) will be invalid.

- Specifications of any and all find products described or contained herein stipulate the performance, characteristics, any function of the described products in the independent state, and are not guarantees of the performance characteristic and functions of the described products as mounted in the customer's products or equipment. To diffy symptoms and states that cannot be evaluated in an independent device, the customer's products or equipment.
- SANYO Electric Condition in vives to supply high-quality high-reliability products. However, any and all semiconductor products if with some probability. It is possible that these probabilistic failures could give rise to accide the original semiconductor products if with some probability. It is possible that these probabilistic failures could give rise to accide the original semiconductor of the original semiconductor
- In the cent that any or all Sanyo products (including technical data, services) described or contained herein a control led under any of applicable local export control laws and regulations, such products must not be approximately without obtaining the export license from the authorities concerned in accordance with the above.
- part ithis publication may be reproduced or transmitted in any form or by any means, electronic or me ar cal, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 1999. Specifications and information herein are subject to change without notice.