
								F	REVISI	ONS										
LTR					I	DESCR	RIPTION	N			DATE (YR-MO-DA)			DA)	APPROVED					
А	Upda throu	ate boile ghout.	erplate : – jak	to MIL-	PRF-3	8535 re	equiren	nents.	Editoria	al chan	ges		03-06-11				Thomas M. Hess			
В	Update boilerplate paragraphs to the current MIL-PRF-3853 LTG					F-3853	5 requii	rements	S		10-0	2-12		Thomas M. Hess						
REV																				
REV SHEET																				
SHEET																				
SHEET REV				REV			В	В	В	В	В	В	В	В	В	В	В	В		
SHEET REV SHEET				REV			B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 8	B 9	B 10	B 11	B 12		
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A				SHE							5	6 EFEN	7 SE SI	8 JPPL	9 <b>Y CE</b>	10	11 COL	12 .UMB	US	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO	NDAF OCIRC AWIN	CUIT		SHE PREI	ET PAREI	Tim F BY Ray M	1				5	6 EFEN	7 SE SI	8 JPPL BUS,	9 Y CE OHIO	10	11 COL 218-39	12 .UMB	US	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STA MICRO DRA  THIS DRAWII FOR U DEPA AND AGEI	NG IS A SE BY A RTMEN NCIES (	CUIT G VAILAI ALL ITS DF THE	<u> </u>	SHE PREI	EET PAREC CKED ROVEC	Tim F BY Ray M D BY Michael	1 A. Fry	2 e		MIC 8-IN OU	DECROCONPUT	6 CC CIRCU MUL S, T	SE SI DLUM http JIT, [ _TIPL TL C	JPPL BUS, c://ww DIGIT EXE OMP	Y CE OHIC vw.ds	NTER D 432 CC.dla	COL 218-39 a.mil	12 LUMB 990	лOS,	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STA MICRO DR/ THIS DRAWII FOR U DEPA	NG IS A SE BY A RTMEN NCIES (	CUIT G VAILAI ALL ITS DF THE	<u> </u>	SHE PREI	EET PAREC CKED ROVEC	Tim F BY Ray M D BY Michael	1. Noh  Monnin	2 e		MIC 8-IN OU	DE DE CROC	6 CC CIRCU MUL S, T	SE SI DLUM http JIT, [ _TIPL TL C	JPPL BUS, c://ww DIGIT EXE OMP	Y CE OHIC vw.ds	NTER D 432 CC.dla	COL 218-39 a.mil	12 LUMB 990	лOS,	

DSCC FORM 2233 APR 97

### 1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
  - 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54ACT251	8-input multiplexer with three-state outputs, TTL compatible inputs

1.2.2 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
F	GDFP2-F16 or CDFP3-F16	16	Flat pack
2	CQCC1-N20	20	Leadless-chip-carrier

- 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.
- 1.3 Absolute maximum ratings. 1/ 2/

Supply voltage range (V <sub>CC</sub> )	
DC output voltage range (V <sub>OUT</sub> )	
Clamp diode current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC output current (per pin) (I <sub>OUT</sub> )	±50 mA
DC V <sub>CC</sub> or GND current	±100 mA
Storage temperature range (T <sub>STG</sub> )	-65°C to +150°C
Maximum power dissipation (P <sub>D</sub> )	500 mW
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction-to-case (θ <sub>JC</sub> )	See MIL-STD-1835
Junction temperature (T <sub>J</sub> )	+175°C <u>3</u> /

1.4 Recommended operating conditions. 2/

Supply voltage range (V <sub>CC</sub> )Input voltage range (V <sub>IN</sub> )	
Output voltage range (V <sub>OUT</sub> )	
Case operating temperature range (T <sub>C</sub> )	
Input rise or fall times:	
V <sub>CC</sub> = 4.5 V	0.0 to 24 ns (10-90%, 10 ns)
$V_{CC} = 5.5 \text{ V}$	0.0 to 20 ns (10-90%, 8 ns)

<u>1</u> /	Stresses above the absolute maximum rating may cause permanent damage to the device. I	Extended operation at the
	maximum levels may degrade performance and affect reliability.	

<sup>2/</sup> Unless otherwise specified, all voltages are referenced to ground.

Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89599
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 2

### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <a href="https://assist.daps.dla.mil/quicksearch/">https://assist.daps.dla.mil/quicksearch/</a> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract.

### **ELECTRONIC INDUSTRIES ALLIANCE (EIA)**

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXXX and 54/74ACTXXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at <a href="http://www.jedec.org">http://www.jedec.org</a> or from Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

# 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.
  - 3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.3 Truth table. The truth table shall be as specified on figure 2.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89599
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 3

- 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full (case or ambient) operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.
- 3.5.1 <u>Certification/compliance mark.</u> A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
  - 3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.
- 3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89599
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 4

		TABLE I. Electrical performance char	acteristics.				
Test and MIL-STD-883	Symbol	Test conditions $-55^{\circ}\text{C} \le T_{\text{C}} \le +125^{\circ}\text{C}$		Group A subgroups	Limi	its <u>2</u> /	Unit
test method 1/		$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ unless otherwise specified			Min	Max	
High-level output voltage	VoH	$V_{IN} = V_{IH} = 2.0 \text{ V min or } V_{IL} = 0.8 \text{ V max}$ $V_{CC} = 4.5 \text{ V}$		1, 2, 3	4.4		V
3006	<u>3</u> /	I <sub>OH</sub> = -50 μA	$V_{CC} = 5.5 \text{ V}$	]	5.4		
			$V_{CC} = 4.5 \text{ V}$	]	3.7		
		I <sub>OH</sub> = -24 mA	$V_{CC} = 5.5 \text{ V}$	]	4.7		
		$V_{IN} = V_{IH} = 2.0 \text{ V min or } V_{IL} = 0.8 \text{ V max}$ $I_{OH} = -50 \text{ mA}$	$V_{CC} = 5.5 \text{ V}$		3.85		
Low-level output voltage	V <sub>OL</sub>	$V_{IN} = V_{IH} = 2.0 \text{ V min or } V_{IL} = 0.8 \text{ V max}$	$V_{CC} = 4.5 \text{ V}$	1, 2, 3		0.1	V
3007	<u>3</u> /	$I_{OL} = 50 \mu A$	$V_{CC} = 5.5 \text{ V}$	] [		0.1	
		$V_{IN} = V_{IH} = 2.0 \text{ V min or } V_{IL} = 0.8 \text{ V max}$	$V_{CC} = 4.5 \text{ V}$	]		0.5	
		I <sub>OL</sub> = 24 mA	$V_{CC} = 5.5 \text{ V}$	]		0.5	
		$V_{IN} = V_{IH} = 2.0 \text{ V min or } V_{IL} = 0.8 \text{ V max}$ $I_{OL} = 50 \text{ mA}$	V <sub>CC</sub> = 5.5 V			1.65	
High-level input voltage	$V_{IH}$		$V_{CC} = 4.5 \text{ V}$	1, 2, 3	2.0		V
			$V_{CC} = 5.5 \text{ V}$		2.0		
Low-level input voltage	$V_{IL}$		$V_{CC} = 4.5 \text{ V}$	1, 2, 3		0.8	0.8 V
			$V_{CC} = 5.5 \text{ V}$			0.8	
Input leakage current low 3009	I <sub>IL</sub> <u>4</u> /	V <sub>IN</sub> = 0.0 V	V <sub>CC</sub> = 5.5 V	1, 2, 3		-1.0	μА
Input leakage current high 3010	I <sub>IH</sub> <u>4</u> /	V <sub>IN</sub> = 5.5 V	V <sub>CC</sub> = 5.5 V	1, 2, 3		1.0	
Quiescent supply current	I <sub>CCH</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	•	1, 2, 3		160	μА
3005	I <sub>CCL</sub>	V <sub>CC</sub> = 5.5 V				160	
	Iccz					160	
Quiescent supply current delta, TTL input levels 3005	Δlcc <u>5</u> /	$V_{CC}$ = 5.5 V For input under test $V_{IN}$ = $V_{CC}$ - 2.1 V For all other inputs $V_{IN}$ = $V_{CC}$ or GND		1, 2, 3		1.6	mA
Three-state output leakage current high 3021	I <sub>OZH</sub>	$V_{IN} = V_{CC}$ or GND $V_{CC} = 5.5 \text{ V}$ $V_{OUT} = 5.5 \text{ V}$ or 0.0 V		1, 2, 3		10.0	μА
Three-state output leakage current low 3020	l <sub>OZL</sub>					-10.0	
Input capacitance 3012	C <sub>IN</sub>	See 4.3.1c		4		8.0	pF
Power dissipation capacitance	C <sub>PD</sub> <u>6</u> /	See 4.3.1c		4		110.0	pF
Functional tests 3014		Tested at $V_{CC}$ = 4.5 V and repeated at $V_{CC}$ = 5.5 V, See 4.4.3d		7, 8	L	Н	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89599
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 5

	TAB	SLE I. Electrical performance characteristics –	- Continued.			
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}$	Group A subgroups		its <u>2</u> /	Unit
test method <u>n</u> /		$4.5~V \leq V_{CC} \leq 5.5~V$ unless otherwise specified		Min	Max	
Propagation delay time,	t <sub>PHL1</sub>	V <sub>CC</sub> = 4.5 V	9	1.0	11.5	ns
In to Z 3003	<u>7</u> /	$C_{L} = 50 \text{ pF}$ $R_{L} = 500\Omega$	10, 11	1.0	13.5	1
3003	t <sub>PLH1</sub>	See figure 4	9	1.0	11.5	1
	<u>7</u> /		10, 11	1.0	13.5	1
Propagation delay time,	t <sub>PHL2</sub>	1	9	1.0	12.5	
In to $\overline{Z}$	<u>7</u> /		10, 11	1.0	15.0	1
3003	t <sub>PLH2</sub>	1	9	1.0	12.0	1
	<u>7</u> /		10, 11	1.0	14.0	
Propagation delay time,	t <sub>PHL3</sub>	1	9	1.0	14.5	
Sn to Z 3003	<u>7</u> /		10, 11	1.0	18.0	
3003	t <sub>PLH3</sub>	1	9	1.0	14.5	
	<u>7</u> /		10, 11	1.0	18.0	1
Propagation delay time,	t <sub>PHL4</sub>	1	9	1.0	15.5	
Sn to $\overline{Z}$	<u>7</u> /		10, 11	1.0	19.5	
3003	t <sub>PLH4</sub>	1	9	1.0	14.5	
	<u>7</u> /		10, 11	1.0	18.5	
Propagation delay time,	t <sub>PZH1</sub>	1	9	1.0	8.5	
output enable, $\overline{OE}$ to Z	<u>7</u> /		10, 11	1.0	10.0	
3003	t <sub>PZL1</sub>	1	9	1.0	8.0	
	<u>7</u> /		10, 11	1.0	9.5	
Propagation delay time,	t <sub>PHZ1</sub>	1	9	1.0	11.0	
output disable, $\overline{OE}$ to Z	<u>7</u> /		10, 11	1.0	12.5	
3003	t <sub>PLZ1</sub>	1	9	1.0	8.5	
	<u>7</u> /		10, 11	1.0	9.5	
Propagation delay time,	t <sub>PZH2</sub>	1	9	1.0	8.5	
output enable, $\overline{OE}$ to $\overline{Z}$	<u>7</u> /		10, 11	1.0	10.0	
3003	t <sub>PZL2</sub>	1	9	1.0	8.5	
	<u>7</u> /		10, 11	1.0	10.0	
Propagation delay time,	t <sub>PHZ2</sub>	1	9	1.0	12.0	
output disable, $\overline{OE}$ to $\overline{Z}$	<u>7</u> /		10, 11	1.0	13.5	
3003	t <sub>PLZ2</sub>	1	9	1.0	7.5	
	<u>7</u> /		10, 11	1.0	8.5	1

for tests not listed in the referenced MIL-STD-883 (e.g. C<sub>PD</sub>), utilize the general test procedure under the conditions listed herein. All inputs and outputs shall be tested, as applicable, to the tests in table I herein.

<sup>2/</sup> For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89599
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 6

## TABLE I. Electrical performance characteristics - Continued.

- $\underline{3}$ / V<sub>OH</sub> and V<sub>OL</sub> shall be tested at V<sub>CC</sub> = 4.5 V. V<sub>OH</sub> and V<sub>OL</sub> are guaranteed, if not tested, for V<sub>CC</sub> = 5.5 V. Limits shown apply to operation at V<sub>CC</sub> = 5.0 V  $\pm$ 0.5 V. Transmission driving tests are performed at V<sub>CC</sub> = 5.5 V with a 2 ms duration maximum.
- $\underline{4}$ / V<sub>IH</sub> and V<sub>IL</sub> tests are not required, and shall be applied as forcing functions for V<sub>OH</sub> and V<sub>OL</sub> tests.
- 5/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at V<sub>IN</sub> = V<sub>CC</sub> 2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limits are equal to the number of inputs at a high TTL input level times 1.6 mA; and the preferred method and limits are guaranteed.
- 6/ Power dissipation capacitance ( $C_{PD}$ ) determines the no load dynamic power consumption,  $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC}).$  The dynamic current consumption,  $I_S = (C_{PD} + C_L) V_{CC} f + I_{CC} + n \times d \times \Delta I_{CC}.$  For both  $P_D$  and  $I_S$ , n is the number of device inputs at TTL levels, f is the frequency of the input signal, and d is the duty cycle of the input signal.
- $\underline{7}$ / AC limits at V<sub>CC</sub> = 5.5 V are equal to limits at V<sub>CC</sub> = 4.5 V and guaranteed by testing at V<sub>CC</sub> = 4.5 V. The minimum ac limits are guaranteed for V<sub>CC</sub> = 5.5 V by guardbanding the V<sub>CC</sub> = 4.5 V limits to 1.5 ns, minimum.

Device type	01	
Case outlines	E and F 2	
Terminal number	Termina	symbol
1	13	NC
2	I2	13
3	I1	12
4	10	I1
5	Z	10
6	Z	NC
7	ŌE	Z
8	GND	Z
9	S2	ŌĒ
10	S1	GND
11	S0	NC
12	17	S2
13	16	S1
14	15	S0
15	14	17
16	V <sub>CC</sub>	NC
17		16
18		<b>I</b> 5
19		14
20		Vcc

NC = No internal connection

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89599
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 7

Inputs			Outp	outs	
ŌĒ	S2	S1	S0	Z	Z
Н	X	Χ	Χ	Z	Z
L	L	L	L	<del>I</del> 0	10
L	L	L	Н	Ī1	<b>I</b> 1
L	Ш	Η	L	Ī2	12
L	L	Н	Н	Ī3	13
L	Н	L	L	<del>I</del> 4	14
L	Н	L	Η	<del>1</del> 5	15
L	Н	Н	L	<u>16</u>	16
L	Н	Н	Н	<u>17</u>	17

H = High voltage level
L = Low voltage level
X = Irrelevant
Z = High impedance

FIGURE 2. Truth table.




FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89599
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 8






FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89599
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 9





# NOTES:

1. Preferred method:

When measuring  $t_{PHZ}$  and  $t_{PZH}$ :  $V_{TEST} = GND$ When measuring  $t_{PLZ}$  and  $t_{PZL}$ :  $V_{TEST} = 2 \text{ X } V_{CC}$ When measuring  $t_{PLH}$  and  $t_{PHL}$ :  $V_{TEST} = open$ 

Alternate method:

When measuring  $t_{PLZ}$  and  $t_{PZL}$ :  $V_{TEST} = 2 X V_{CC}$ 

When measuring  $t_{PHZ}$ ,  $t_{PZH}$ ,  $t_{PLH}$ , and  $t_{PHL}$ :  $V_{TEST} = open$ 

- 2.  $C_L = 50 \text{ pF}$  minimum or equivalent (includes test jig and probe capacitance).
- 3.  $R_T = 50\Omega$  or equivalent.  $R_L = 500\Omega$  or equivalent.
- 4. Input signal from pulse generator:  $V_{IN} = 0.0 \text{ V}$  to 3.0 V; PRR  $\leq$  10 MHz;  $t_r \leq$  3 ns;  $t_f \leq$  3 ns;
- 5. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 6. Outputs are measured one at a time with one output per measurement.

FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89599
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET <b>10</b>

### 4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
    - (2)  $T_A = +125^{\circ}C$ , minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11
Groups C and D end-point	1, 2, 3
electrical parameters	
(method 5005)	

<sup>\*</sup> PDA applies to subgroup 1.

- 4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
  - 4.3.1 Group A inspection.
    - a. Tests shall be as specified in table II herein.
    - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
    - c. Subgroup 4 (C<sub>IN</sub> measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. Test all applicable pins on 5 devices with zero failures.
    - d. Subgroups 7 and 8 shall include verification of the truth table as specified on figure 2.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89599
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET <b>11</b>

### 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

#### 5. PACKAGING

- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD
MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE <b>A</b>		5962-89599
	REVISION LEVEL B	SHEET <b>12</b>

### STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 10-02-12

Approved sources of supply for SMD 5962-89599 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8959901EA	0C7V7	54ACT251DMQB
5962-8959901FA	0C7V7	54ACT251FMQB
5962-89599012A	0C7V7	54ACT251LMQB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2/</u> <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGEVendor namenumberand address

0C7V7 QP Semiconductor

2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.