



## 2 K Digital Switch with Enhanced Stratum 3 DPLL

**Data Sheet** 

**Features** 

 2048 channel x 2048 channel non-blocking digital Time Division Multiplex (TDM) switch at 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and/or 16.384 Mbps

32 serial TDM input, 32 serial TDM output streams

- Integrated Digital Phase-Locked Loop (DPLL) exceeds Telcordia GR-1244-CORE Stratum 3 specifications
- Output clocks have less than 1 ns of jitter (except for the 1.544 MHz output)
- DPLL provides holdover, freerun and jitter attenuation features with four independent reference source inputs
- Programmable key DPLL parameters (filter corner frequency, locking range, auto-holdover

September 2011

# Ordering Information ZL50018GAC 256 Ball PBGA Trays ZL50018QCG1 256 Lead LQFP\* Trays, Bake & Drypack ZL50018GAG2 256 Ball PBGA\*\* Trays, Bake & Drypack \*Pb Free Matte Tin \*\*Pb Free Tin/Silver/Copper -40°C to +85°C

hysteresis range, phase slope, lock detector range)

- Exceptional input clock cycle to cycle variation tolerance (20 ns for all rates)
- Output streams can be configured as bidirectional for connection to backplanes




Figure 1 - ZL50018 Functional Block Diagram

Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912, France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08

- Per-stream input and output data rate conversion selection at 2.048, 4.096, 8.192 or 16.384 Mbps. Input and output data rates can differ
- Per-stream high impedance control outputs (STOHZ) for up to 16 output streams
- · Per-stream input bit delay with flexible sampling point selection
- · Per-stream output bit and fractional bit advancement
- Per-channel ITU-T G.711 PCM A-Law/μ-Law Translation
- · Multiple frame pulse and reference clock output
- Input clock: 4.096 MHz, 8.192 MHz, 16.384 MHz
- Input frame pulses: 61 ns, 122 ns, 244 ns
- · Per-channel constant or variable throughput delay for frame integrity and low latency applications
- Per Stream Bit Error Rate Test circuits
- Per-channel high impedance output control
- · Per-channel message mode
- Control interface compatible with Intel and Motorola 16-bit non-multiplexed buses
- · Connection memory block programming
- Supports ST-BUS and GCI-Bus standards for input and output timing
- IEEE-1149.1 (JTAG) test port
- 3.3 V I/O with 5 V tolerant inputs; 1.8 V core voltage

#### **Applications**

- PBX and IP-PBX
- Small and medium digital switching platforms
- Wireless base stations and controllers
- Remote access servers and concentrators
- Multi service access platforms
- Digital Loop Carriers
- Computer Telephony Integration

#### **Description**

The ZL50018 is a maximum 2,048 x 2,048 channel non-blocking digital Time Division Multiplex (TDM) switch. It has thirty-two input streams (STio - 31) and thirty-two output streams (STio0 - 31). The device can switch 64 kbps and Nx64 kbps TDM channels from any input stream to any output stream. Each of the input and output streams can be independently programmed to operate at any of the following data rates: 2.048, 4.096, 8.192 or 16.384 Mbps. The ZL50018 provides up to sixteen high impedance control outputs (STOHZ0 - 15) to support the use of external tristate drivers for the first sixteen output streams (STio0 - 15). The output streams can be configured to operate in bi-directional mode, in which case STi0 - 31 will be ignored.

The device contains two types of internal memory - data memory and connection memory. There are four modes of operation - Connection Mode, Message Mode, BER Mode and High Impedance Mode. In Connection Mode, the contents of the connection memory define, for each output stream and channel, the source stream and channel (the actual data to be output is stored in the data memory). In Message Mode, the connection memory is used for the storage of microprocessor data. Using Zarlink's Message Mode capability, microprocessor data can be broadcast to the data output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other TDM devices. In BER mode the output channel data is replaced with a pseudorandom bit sequence (PRBS) from one of 32 PRBS generators that generates a 2<sup>15</sup>-1 pattern. On the input side channels can be routed to one of 32 bit error detectors. In high impedance mode the selected output channel can be put into a high impedance state.

When the device is operating as a timing master, the internal digital PLL is in use. In this mode, an external 20.000 MHz crystal is required for the on-chip crystal oscillator. The DPLL is phase-locked to one of four input reference signals (which can be 8 kHz, 1.544, 2.048, 4.096, 8.192, 16.384 or 19.44 MHz provided on REF0 - 3). The on-chip DPLL operates in normal, holdover or freerun mode and offers jitter attenuation. The jitter attenuation function exceeds the Stratum 3 specification.

The configurable non-multiplexed microprocessor port allows users to program various device operating modes and switching configurations. Users can employ the microprocessor port to perform register read/write, connection memory read/write, and data memory read operations. The port is configurable to interface with either Motorola or Intel-type microprocessors.

The device also supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

## **Table of Contents**

Features	
Applications	
Description	
Changes Summary	
1.0 Pinout Diagrams	
1.1 BGA Pinout	
1.2 QFP Pinout	
2.0 Pin Description	
3.0 Device Overview	
4.0 Data Rates and Timing	
4.1 External High Impedance Control, STOHZ0 - 15	
4.2 Input Clock (CKi) and Input Frame Pulse (FPi) Timing	
5.0 ST-BUS and GCI-Bus Timing	
6.0 Output Timing Generation	
7.0 Data Input Delay and Data Output Advancement	
7.1 Input Bit Delay Programming.	
7.2 Input Bit Sampling Point Programming	
7.3 Output Advancement Programming	
7.4 Fractional Output Bit Advancement Programming	
3.0 Data Delay Through the Switching Paths	
8.1 Variable Delay Mode	
8.2 Constant Delay Mode	
9.0 Connection Memory Description	
10.0 Connection Memory Block Programming	
10.1 Memory Block Programming Procedure	
11.0 Device Operation in Master Mode and Slave Modes	
11.1 Master Mode Operation.	
11.2 Divided Slave Mode Operation	. 38
11.3 Multiplied Slave Mode Operation	
12.0 Overall Operation of the DPLL	
12.1 DPLL Timing Modes	
12.1.1 Normal Mode	
12.1.2 Holdover Mode	
12.1.3 Automatic Mode	
12.1.3.1 Automatic Reference Switching Without Preferences	
12.1.4 Freerun Mode	
12.1.5 Software Controlled Mode	
12.1.6 DPLL Internal Reset Mode	
13.0 DPLL Frequency Behaviour	. 42
13.1 Input Frequencies	
13.2 Input Frequencies Selection	
13.3 Output Frequencies	
13.4 Pull-In/Hold-In Range (also called Locking Range)	
14.0 Jitter Performance	
14.1 Input Clock Cycle to Cycle Timing Variation Tolerance	
14.2 Input Jitter Acceptance	
15.0 DPLL Specific Functions and Requirements	
19.0 DELL OPECING FUNCTIONS and Requirements	. 44

## **Table of Contents**

15.1 Lock Detector	44
15.2 Maximum Time Interval Error (MTIE)	
15.3 Phase Alignment Speed (Phase Slope)	
15.4 Fast Locking Mode	
15.5 Reference Monitoring	45
15.6 Single Period Reference Monitoring	45
15.7 Multiple Period Reference Monitoring	46
16.0 Microprocessor Port	47
17.0 Device Reset and Initialization	47
17.1 Power-up Sequence	
17.2 Device Initialization on Reset	
17.3 Software Reset	
18.0 Pseudo-random Bit Generation and Error Detection	
19.0 PCM A-law/m-law Translation	49
20.0 Quadrant Frame Programming	50
21.0 JTAG Port	50
21.1 Test Access Port (TAP)	
21.2 Instruction Register	
21.3 Test Data Registers	
21.4 BSDL	
22.0 Register Address Mapping	
23.0 Detailed Register Description	
24.0 Memory	
24.1 Memory Address Mappings	
24.2 Connection Memory Low (CM_L) Bit Assignment	
24.3 Connection Memory High (CM_H) Bit Assignment	
25.0 Applications	
25.1 OSCi Master Clock Requirement	
25.1.1 External Crystal Oscillator	
26.0 DC Parameters	105
77 II ALT Maramotore	107

# **List of Figures**

Figure 1 - 2	ZL50018 Functional Block Diagram	1
	ZL50018 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package)	. 11
	ZL50018 256-Lead 28 mm x 28 mm LQFP (top view)	
_	nput Timing when CKIN1 - 0 bits = "10" in the CR	
_	nput Timing when CKIN1 - 0 bits = "01" in the CR	
-	nput Timing when CKIN1 - 0 = "00" in the CR	
•	Output Timing for CKo0 and FPo0	
-	Output Timing for CKo1 and FPo1	
_	Output Timing for CKo2 and FPo2	
Figure 10 -	Output Timing for CKo3 and FPo3 with CKoFPo3SEL1-0="11"	27
	Output Timing for CKo4	
	Output Timing for CKo5 and FPo5 (FPo_OFF2)	
_	Input Bit Delay Timing Diagram (ST-BUS)	
_	Input Bit Sampling Point Programming	
_	Input Bit Delay and Factional Sampling Point	
	Output Bit Advancement Timing Diagram (ST-BUS)	
	Output Fractional Bit Advancement Timing Diagram (ST-BUS)	
_	Channel Switching External High Impedance Control Timing	
	Data Throughput Delay for Variable Delay	
_		
-	Data Throughput Delay for Constant Delay	
-		
_	Automatic Reference Switching State Diagrams with Preferred Reference	
•	Crystal Oscillator Circuit	
_	Clock Oscillator Circuit.	
_	Timing Parameter Measurement Voltage Levels	
_	Motorola Non-Multiplexed Bus Timing - Read Access	
_	Motorola Non-Multiplexed Bus Timing - Write Access	
_	Intel Non-Multiplexed Bus Timing - Read Access	
_	Intel Non-Multiplexed Bus Timing - Write Access	
-	JTAG Test Port Timing Diagram	
	Frame Pulse Input and Clock Input Timing Diagram (ST-BUS)	
-	Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)	
_	ST-BUS Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps	
	ST-BUS Input Timing Diagram when Operated at 16 Mbps	
	GCI-Bus Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps	
	GCI-Bus Input Timing Diagram when Operated at 16 Mbps	
•	ST-BUS Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps	
_	GCI-Bus Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps	
•	Serial Output and External Control	
_	Output Drive Enable (ODE)	
_	Input and Output Frame Boundary Offset	
_	FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing Diagram	
_	FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing Diagram	
_	FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing Diagram	
_	FPo3 and CKo3 (32.768 MHz) Timing Diagram	
•	FPo4 and CKo4 Timing Diagram (1.544/2.048 MHz)	
-	CKo5 Timing Diagram	
igure 48 -	REF0 - 3 Reference Input/Output Timing	128

ZL50018	Data Shee
ZL30010	Dala Silee

List	of	Fig	iures	;
	<b>U</b> :	9	MI 00	•

Figure 49 - Output Timing (ST-BUS Format)	
---	--

## **List of Tables**

Table 1 - 0	CKi and FPi Configurations for Master and Divided Slave Modes	22
Table 2 - 0	CKi and FPi Configurations for Multiplied Slave Mode	22
Table 3 - 0	Output Timing Generation	25
Table 4 - I	Delay for Variable Delay Mode	34
Table 5 - 0	Connection Memory Low After Block Programming	36
Table 6 - 0	Connection Memory High After Block Programming	36
Table 7 - 2	ZL50018 Operating Modes	37
Table 8 - I	Preferred Reference Selection Options	40
Table 9 - I	DPLL Input Reference Frequencies	42
Table 10 -	Generated Output Frequencies	43
Table 11 -	Values for Single Period Limits	45
Table 12 -	Default Values for Single Period Limits	46
Table 13 -	Default Multi-period Hysteresis Limits	47
Table 14 -	Input and Output Voice and Data Coding	49
Table 15 -	Definition of the Four Quadrant Frames	50
Table 16 -	Quadrant Frame Bit Replacement	50
Table 17 -	Address Map for Registers (A13 = 0)	52
Table 18 -	Control Register (CR) Bits	55
Table 19 -	Internal Mode Selection Register (IMS) Bits	57
	Software Reset Register (SRR) Bits	
	Output Clock and Frame Pulse Control Register (OCFCR) Bits	
Table 22 -	Output Clock and Frame Pulse Selection Register (OCFSR) Bits	60
	FPo_OFF[n] Register (FPo_OFF[n]) Bits	
	Internal Flag Register (IFR) Bits - Read Only	
	BER Error Flag Register 0 (BERFR0) Bits - Read Only	
	BER Error Flag Register 1 (BERFR1) Bits - Read Only	
	BER Receiver Lock Register 0 (BERLR0) Bits - Read Only	
	BER Receiver Lock Register 1 (BERLR1) Bits - Read Only	
	DPLL Control Register (DPLLCR) Bits	
	Reference Frequency Register (RFR) Bits	
	Centre Frequency Register - Lower 16 Bits (CFRL)	
	Centre Frequency Register - Upper 10 Bits (CFRU)	
	Software Delta Frequency Register (SWDFR) Bits	
	Frequency Offset Register (FOR) Bits - Read Only	
	Frequency Locking Range Register (FLRR) Bits	
	Lock Detector Threshold Register (LDTR) Bits	
	Lock Detector Interval Register (LDIR) Bits	
	Slew Rate Limit Register (SRLR) Bits	
	Bandwidth Control Register (BWCR) Bits	
	Reference Change Control Register (RCCR) Bits	
	Reference Change Status Register (RCSR) Bits - Read Only	
	Multi-period Near Upper Limit Register - Lower 16 Bits (MPNULRL)	
	Multi-period Near Upper Limit Register - Upper 16 Bits (MPNULRU)	
	Multi-period Far Upper Limit Register - Lower 16 Bits (MPFULRL)	
	Multi-period Far Upper Limit Register - Upper 16 Bits (MPFULRU)	
	Multi-period Near Lower Limit Register - Lower 16 Bits (MPNLLRL)	
	Multi-period Near Lower Limit Register - Upper 16 Bits (MPNLLRU)	
Table 48 -	Multi-period Far Lower Limit Register - Lower 16 Bits (MPFLLRL)	81

## **List of Tables**

Table 49 - Multi-period Far Lower Limit Register - Upper 16 Bits (MPFLLRU)	81
Table 50 - Multi-period Count Register - Lower 16 Bits (RnMPCRL) Bits, (n = 0 - 3)	82
Table 51 - Multi-period Count Register - Upper 16 Bits (RnMPCRU) Bits, (n = 0 - 3)	83
Table 52 - Upper Limit Register (RnULR) Bits, (n = 0 - 3)	84
Table 53 - Lower Limit Register (RnLLR) Bits, (n = 0 - 3)	85
Table 54 - Interrupt Register (IR) Bits - Read Only	
Table 55 - Interrupt Mask Register (IMR) Bits	87
Table 56 - Interrupt Clear Register (ICR) Bits	87
Table 57 - Reference Failure Status Register (RSR) Bits - Read Only	88
Table 58 - Reference Mask Register (RMR) Bits	89
Table 59 - Reference Frequency Status Register (RFSR) Bits - Read only	91
Table 60 - Output Jitter Control Register (OJCR) Bits	93
Table 61 - Stream Input Control Register 0 - 31 (SICR0 - 31) Blts	93
Table 62 - Stream Input Quadrant Frame Register 0 - 31 (SIQFR0 - 31) Bits	95
Table 63 - Stream Output Control Register 0 - 31 (SOCR0 - 31) Bits	97
Table 64 - BER Receiver Start Register [n] (BRSR[n]) Bits	98
Table 65 - BER Receiver Length Register [n] (BRLR[n]) Bits	98
Table 66 - BER Receiver Control Register [n] (BRCR[n]) Bits	99
Table 67 - BER Receiver Error Register [n] (BRER[n]) Bits - Read Only	99
Table 68 - Address Map for Memory Locations (A13 = 1)	100
Table 69 - Connection Memory Low (CM_L) Bit Assignment when CMM = 0	101
Table 70 - Connection Memory Low (CM_L) Bit Assignment when CMM = 1	102
Table 71 - Connection Memory High (CM, H) Bit Assignment	103

## **Changes Summary**

Changes from the November 2006 issue to the September 2011 issue.

Page	Item	Change
1	Ordering Information	Removed leaded packages as per PCN notice.

The following table captures the changes from January 2006 to November 2006.

Page	Item	Change
1		Updated Ordering Information.

The following table captures the changes from the October 2004 issue.

Page	ltem	Change
39, 76, 77	Section 12.1, "DPLL Timing Modes" on page 39 RCCR Register bits "FDM1 - 0" on page 76 RCSR Register bits "DPM1 - 0" on page 77	The on-chip DPLL's normal, holdover, automatic, and freerun modes are now collectively referred to as DPLL timing modes instead of operation modes. This change is to avoid confusion with the two main device operating modes; the master and slave modes.
39, 40	Section 12.1.3.1, "Automatic Reference Switching Without Preferences" on page 39 and Section 12.1.3.2, "Automatic Reference Switching With Preference" on page 40	Section 12.1.3.1 and Section 12.1.3.2 added to clarify the DPLL's automatic reference switching with and without preference operations in Automatic Timing Mode.
42, 45	Section 12.1.4, "Freerun Mode" on page 42, and Section 15.4, "Fast Locking Mode" on page 45	Added description to specify that the device should not be in freerun and fast lock modes simultaneously. This is important in order to avoid incorrect output frame pulse generation.
72	Table 36, Lock Detector Threshold Register (LDTR) Bits	Clarified threshold calculations.
74	Table 39, "Bandwidth Control Register (BWCR) Bits" Note 3.	Added a table footnote to specify that the DPLL's fastlock and freerun modes should not be set simultaneously.
75	Table 40, "Reference Change Control Register (RCCR) Bits" Bits "PRS1 - 0" and Bits "PMS2 - 0"	Added description to clarify that only two consecutive references can be used in automatic timing mode with a preferred reference.
76	Table 40, "Reference Change Control Register (RCCR) Bits", Bits "FDM1 - 0"	Added description to specify the device should not be in freerun and fast lock modes simultaneously.

#### 1.0 **Pinout Diagrams**

#### 1.1 **BGA Pinout**

•	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
Α	V <sub>SS</sub>	STi29	STi28	STi27	STi25	STi26	STi24	NC	NC	STio22	STio23	STio21	STio20	NC	NC	V <sub>SS</sub>	Α
В	STi31	STi10	STi5	STi4	CKo2	STi0	CKo0	REF2	V <sub>DD</sub> _ COREA	FPi	CKi	IC_ OPEN	IC_ OPEN	OSCi	ODE	STio19	В
С	STi30	STi9	V <sub>SS</sub>	STi7	STi6	STi1	CKo1	REF_ FAIL2	V <sub>SS</sub>	IC_ OPEN	IC_ OPEN	OSCo	IC_GND	V <sub>SS</sub>	STio15	STio18	С
D	STi17	STi11	V <sub>DD_IO</sub>	STi3	STi2	CKo4	REF3	REF1	REF_ FAIL0	V <sub>SS</sub>	FPo_ OFF1	OSC_ EN	STio13	$V_{DD\_IO}$	STio14	STio16	D
Е	STi16	STi14	STi8	$V_{\mathrm{DD\_IO}}$	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	REF_ FAIL3	REF_ FAIL1	REF0	NC	V <sub>DD</sub> _ CORE	V <sub>SS</sub>	V <sub>DD_IO</sub>	STio12	FPo2	STio17	Е
F	STi19	STi15	STi12	STi13	V <sub>DD_IO</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>DD_IO</sub>	IC_ OPEN	FPo3	FPo_ OFF2	STOHZ15	F
G	STi18	RESET	IC_GND	IC_ OPEN	TDo	V <sub>DD_IO</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD_IO</sub>	A12	A13	FPo1	FPo0	STOHZ14	G
Н	STi21	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub> _ COREA	CKo5	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	A7	A9	A10	FPo_ OFF0	A11	STOHZ12	Н
J	STi20	$V_{DD\_IOA}$	$V_{DD\_IOA}$	V <sub>SS</sub>	V <sub>SS</sub>	CKo3	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	А3	A4	A5	A8	A6	STOHZ13	J
K	STi22	V <sub>SS</sub>	TMS	V <sub>SS</sub>	V <sub>DD</sub> _ COREA	V <sub>DD_IO</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD_IO</sub>	IC_ OPEN	A0	A2	A1	STOHZ11	K
L	STi23	V <sub>DD</sub> _ COREA	TRST	TCK	V <sub>DD_IO</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>DD_IO</sub>	STio10	STio11	STio9	STOHZ10	L
М	STio25	NC	TDi	D0	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	D6	D10	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>SS</sub>	MOT_ INTEL	MODE_ 4M0	STio8	STOHZ9	М
N	STio24	NC	V <sub>DD_IO</sub>	STio0	STOHZ3	D1	D5	D7	D11	D13	R/W _WR	DTA_ RDY	STio4	$V_{DD\_IO}$	STOHZ5	STOHZ8	N
Р	STio26	NC	V <sub>SS</sub>	STio1	STio3	STOHZ1	D3	D8	D14	ĪRQ	STio5	STOHZ4	STOHZ6	V <sub>SS</sub>	STOHZ7	NC	Р
R	STio27	NC	STOHZ0	STio2	STOHZ2	D2	D4	D9	D12	D15	cs	DS_RD	MODE_ 4M1	STio6	STio7	NC	R
Т	V <sub>SS</sub>	STio28	STio29	STio31	STio30	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	V <sub>SS</sub>	Т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

**Note:** A1 corner identified by metallized marking. **Note:** Pinout is shown as viewed through top of package.

Figure 2 - ZL50018 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package)

#### 1.2 QFP Pinout




Figure 3 - ZL50018 256-Lead 28 mm x 28 mm LQFP (top view)

## 2.0 Pin Description

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
E6, E11, F6, F7, F10, F11, L6, L7, L10, L11, M6, M7, M10, M11	19, 33, 45, 83, 95, 109, 146, 173, 213, 233	V <sub>DD_CORE</sub>	Power Supply for the core logic: +1.8 V
H4, K5, B9, L2	217, 231, 157, 224	V <sub>DD_COREA</sub>	Power Supply for analog circuitry: +1.8V
D3, D14, E4, E13, F5, F12, G6, G11, K6, K11, L5, L12, N3, N14	5, 15, 29, 49, 57, 69, 79, 101, 113, 121, 133, 143, 160, 169, 177, 186, 195, 207, 241, 249	V <sub>DD_IO</sub>	Power Supply for I/O: +3.3 V
J2, J3	220, 226	$V_{DD\_IOA}$	Power Supply for the CKo5 and CKo3 outputs: +3.3 V
A1, A16, C3, C9, C14, D10, E5, E12, F8, F9, G7, G8, G9, G10, H2, H3, H6, H7, H8, H9, H10, J4, J5, J7, J8, J9, J10, K2, K4, K7, K8, K9, K10, L8, L9, M5, M12, P3, P14, T1, T16	8, 17, 21, 31, 35, 47, 50, 60, 71, 81, 85, 97, 103, 111, 114, 123, 142, 145, 147, 156, 158, 162, 171, 175, 178, 188, 199, 209, 214, 216, 218, 222, 223, 228, 230, 232, 235, 242, 251	V <sub>SS</sub>	Ground

PBGA Pin Number	LQFP Pin Number	Pin Name	Description	
К3	234	TMS	Test Mode Select (5 V-Tolerant Input with Internal Pull-up) JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up resistor when it is not driven.	
L4	238	TCK	Test Clock (5 V-Tolerant Schmitt-Triggered Input with Internal Pull-up) Provides the clock to the JTAG test logic.	
L3	239	TRST	Test Reset (5 V-Tolerant Input with Internal Pull-up) Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low during power-up to ensure that the device is in the normal functional mode. When JTAG is not being used, this pin should be pulled low during normal operation.	
M3	240	TDi	Test Serial Data In (5 V-Tolerant Input with Internal Pull-up) JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up resistor when it is not driven.	
G5	212	TDo	Test Serial Data Out (5 V-Tolerant Three-state Output) JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG is not enabled.	
B12, B13,	80, 105,	IC_OPEN	Internal Test Mode (5 V-Tolerant Input with Internal Pull-down)	
C10, C11,	150, 151,		These pins may be left unconnected.	
F13, G4,	152, 153,			
K12	210			
C13, G3	144, 208	IC_GND	Internal Test Mode Enable (5 V-Tolerant Input): These pins MUST be low.	
A8, A9, A14,	61, 62,	NC	No Connect	
A15, E10,	63, 64,		These pins <b>MUST</b> be left unconnected.	
M2, N2, P2,	65, 66,			
P16, R2,	67, 68,			
R16, T6, T7,	134, 135,			
T8, T9, T10,	136, 137,			
T11, T12,	138, 139,			
T13, T14, T15	140, 215, 219, 225,			
113	219, 223, 229, 236,			
	237			
M14, R13	46, 48	MODE_4M0, MODE_4M1	4 M Input Clock Mode 0 to 1 (5 V-Tolerant Input with internal pull-down) These two pins should be tied together and are typically used to select CKi = 4.096 MHz operation. See Table 7, "ZL50018 Operating Modes" on page 37 for a detailed explanation. See Table 18, "Control Register (CR) Bits" on page 55 for CKi and FPi selection using the CKIN1 - 0 bits.	

PBGA Pin Number	LQFP Pin Number	Pin Name	Description	
D12	107	OSC_EN	Oscillator Enable (5 V-Tolerant Input with Internal Pull-down) If tied high, this pin indicates that there is a 20 MHz external oscillator interfacing with the device. If tied low, there is no oscillator and CKi will be used for master clock generation. If the DPLL is activated, an external oscillator is required and this pin MUST be tied high.	
C12	149	OSCo	Oscillator Clock Output (3.3 V Output)  If OSC_EN = '1', this pin should be connected to a 20 MHz crystal (See Figure 23 on page 104) or left unconnected if a clock oscillator is connected to OSCi pin under normal operation (See Figure 24 on page 105).  If OSC_EN = 0, this pin MUST be left unconnected.	
B14	148	OSCi	Oscillator Clock Input (3.3 V Input)  If OSC_EN = '1', this pin should be connected to a 20 MHz crystal (See Figure 23 on page 104) or to a clock oscillator under normal operation (See Figure 24 on page 105).  If OSC_EN = 0, this pin MUST be driven high or low by connecting either to V <sub>DD_IO</sub> or to ground.	
E9, D8, B8, D7	161, 164, 166, 168	REF0 - 3	Inputs)  If the device is in Master mode, these input pins accept 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz timing references independently. One of these inputs is defined as the preferred or forced input reference for the DPLL. The Reference Change Control Register (RCCR) selects the control of the preferred reference.  These pins are ignored if the device is in slave mode unless SLV_DPLLEN (bit 13) in the Control Register (CR) is set. When these input pins are not in use, they MUST be driven high or low by connecting either to V <sub>DD_IO</sub> or to ground.	
D9, E8, C8, E7	159, 163, 165, 167	REF_FAIL0 - 3	Failure Indication for DPLL References 0 to 3 (5 V-Tolerant Three-state Outputs)  These output pins are used to indicate input reference failure when the device is in master mode.  If REF0 fails, REF_FAIL0 will be driven high.  If REF1 fails, REF_FAIL1 will be driven high.  If REF2 fails, REF_FAIL2 will be driven high.  If REF3 fails, REF_FAIL3 will be driven high.  If the device is in slave mode, these pins are driven low, unless SLV_DPLLEN (bit 13) in the Control Register (CR) is set.	

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
G15, G14, E15, F14	102, 106, 110, 112	FPo0 - 3	ST-BUS/GCI-Bus Frame Pulse Outputs 0 to 3 (5 V-Tolerant Three-state Outputs) FPo0: 8 kHz frame pulse corresponding to the 4.096 MHz output clock of CKo0. FPo1: 8 kHz frame pulse corresponding to the 8.192 MHz output clock of CKo1. FPo2: 8kHz frame pulse corresponding to 16.384 MHz output clock of CKo2. FPo3: Programmable 8kHz frame pulse corresponding to 4.096, 8.192, 16.384, or 32.768 MHz output clock of CKo3. In Divided Slave modes, the frame pulse width of FPo0 - 3 cannot be narrower than the input frame pulse (FPi) width.
H14, D11	100, 104	FPo_OFF0 - 1	Generated Offset Frame Pulse Outputs 0 to 1 (5 V-Tolerant Three-state Outputs) Individually programmable 8 kHz frame pulses, offset from the output frame boundary by a programmable number of channels.
F15	108	FPo_OFF2 or FPo5	Generated Offset Frame Pulse Output 2 or 19.44 MHz Frame Pulse Output (5 V-Tolerant Three-state Output)  As FPo_OFF2, this is an individually programmable 8 kHz width frame pulse, offset from the output frame boundary by a programmable number of channels.  By programming the FP19EN (bit 10) of FPOFF2 register to high, this signal becomes FPo5, a non-offset frame pulse corresponding to the 19.44 MHz clock presented on CKo5. FPo5 is only available in Master mode or when the SLV_DPLLEN bit in the Control Register is set high while the device is in one of the slave modes.
B7, C7, B5, J6, D6, H5	170, 172, 174, 227, 176, 221	CKo0 - 5	ST-BUS/GCI-Bus Clock Outputs 0 to 5 (5 V-Tolerant Three-state Outputs)  CK00: 4.096 MHz output clock.  CK01: 8.192 MHz output clock.  CK02: 16.384 MHz output clock.  CK03: 4.096, 8.192, 16.384 or 32.768 MHz programmable output clock;  CK04: 1.544 or 2.048 MHz programmable output clock.  CK05: 19.44 MHz output clock.  See Section 6.0 on page 24 for details. In Divided Slave mode, the frequency of CK00 - 3 cannot be higher than input clock (CKi).  CK04 and CK05 are only available in Master mode or when the SLV_DPLLEN bit in the Control Register is set high while the device is in one of the slave modes.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description				
B10	155	FPi	ST-BUS/GCI-Bus Frame Pulse Input (5 V-Tolerant Schmitt-Triggered Input)  This pin accepts the frame pulse which stays active for 61 ns, 122 ns or 244 ns at the frame boundary. The frame pulse frequency is 8 kHz.  The frame pulse associated with the highest input or output data rate must be applied to this pin when the device is operating in Divided Slave mode or Master mode. The exception is if the device is operating in Master mode with loopback (i.e., CKi_LP is set in the Control Register). In that case, this input must be tied high or low externally.  When the device is operating in Multiplied Slave mode, the frame pulse associated with the highest input data rate must be applied to this pin.  For all modes (except Master mode with loopback), if the data rate is 16.384 Mbps, a 61 ns wide frame pulse must be used.  By default, the device accepts a negative frame pulse in ST-BUS format, but it can accept a positive frame pulse instead if the FPINP bit is set high in the Control Register (CR). It can accept a GCI-formatted frame pulse by programming the FPINPOS bit in the Control Register (CR) to high.				
B11	154	CKi	ST-BUS/GCI-Bus Clock Input (5 V-Tolerant Schmitt Triggered Input)  This pin accepts a 4.096, 8.192 or 16.384 MHz clock.  The clock frequency associated with twice the highest input or output data rate must be applied to this pin when the device is operating in either Divided Slave mode or Master mode. The exception is if the device is operating in Master mode with loopback (i.e., CKi_LP is set in the Control Register). In that case, this input must be tied high or low externally. The clock frequency associated with twice the highest input data rate must be applied to this pin when the device is operating in Multiplied Slave mode. In all modes of operation (except Master mode with loopback), when data is running at 16.384 Mbps, a 16.384 MHz clock must be used. By default, the clock falling edge defines the input frame boundary, but the device allows the clock rising edge to define the frame boundary by programming the CKINP bit in the Control Register (CR).				

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
B6, C6, D5,	179, 180,	STi0 -31	Serial Input Streams 0 to 31 (5 V-Tolerant Inputs with Enabled
D4, B4, B3,	181, 182,		Internal Pull-downs)
C5, C4, E3,	183, 184,		The data rate of each input stream can be selected independently
C2, B2, D2,	185, 187,		using the Stream Input Control Registers (SICR[n]). In the 2.048  Mbps mode, these pins accept serial TDM data streams at 2.048
F3, F4, E2,	198, 200,		Mbps with 32 channels per frame. In the 4.096 Mbps mode, these
F2, E1, D1,	201, 202,		pins accept serial TDM data streams at 4.096 Mbps with 64
G1, F1, J1,	203, 204,		channels per frame. In the 8.192 Mbps mode, these pins accept
H1, K1, L1,	205, 206,		serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins accept TDM data
A7, A5, A6,	243, 244,		streams at 16.384 Mbps with 256 channels per frame.
A4, A3, A2,	245, 246,		atioanio at 16166 i mapo mai 200 dilaminio por manio.
C1, B1	247, 248,		
	250, 252,		
	189, 190,		
	191, 192,		
	193, 194,		
	196, 197		
N4, P4, R4,	6, 7, 9,	STio0 - 31	Serial Output Streams 0 to 31 (5 V-Tolerant Slew-Rate-Limited
P5, N13,	10, 51,		Three-state I/Os with Enabled Internal Pull-downs)
P11, R14,	52, 53,		The data rate of each output stream can be selected independently using the Stream Output Control Registers
R15, M15,	54, 70,		(SOCR[n]). In the 2.048 Mbps mode, these pins output serial TDM
L15, L13,	72, 73,		data streams at 2.048 Mbps with 32 channels per frame. In the
L14, E14,	74, 115,		4.096 Mbps mode, these pins output serial TDM data streams at
D13, D15,	116, 117,		4.096 Mbps with 64 channels per frame. In the 8.192 Mbps mode,
C15, D16,	118, 125,		these pins output serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins output
E16, C16,	126, 127,		serial TDM data streams at 16.384 Mbps with 256 channels per
B16, A13,	128, 129,		frame.
A12, A10,	130, 131,		These output streams can be used as bi-directionals by
A11, N1,	132, 253,		programming BDH (bit 7) and BDL (bit 6) of Internal Mode
M1, P1, R1,	254, 255,		Selection (IMS) register.
T2, T3, T5,	256, 1, 2,		
T4	3, 4		
R3, P6, R5,	11, 12,	STOHZ0 - 15	Serial Output Streams High Impedance Control 0 to 15
N5, P12,	13, 14,		(5 V-Tolerant Slew-Rate-Limited Three-state Outputs)
N15, P13,	55, 56,		These pins are used to enable (or disable) external three-state buffers. When an output channel is in the high impedance state,
P15, N16,	58, 59,		the STOHZ drives high for the duration of the corresponding output
M16, L16,	75, 76,		channel. When the STio channel is active, the STOHZ drives low
K16, H16,	77, 78,		for the duration of the corresponding output channel. STOHZ
J16, G16,	119, 120,		outputs are available for STio0 - 15 only.
F16	122, 124		

PBGA Pin Number	LQFP Pin Number	Pin Name	Description		
B15	141	ODE	Output Drive Enable (5 V-Tolerant Input with Internal Pull-up) This is the output enable control for STio0 - 31 and the output-driven-high control for STOHZ0 - 15. When it is high, STio0 - 31 and STOHZ0 - 15 are enabled. When it is low, STio0 - 31 are tristated and STOHZ0 - 15 are driven high.		
M4, N6, R6, P7, R7, N7, M8, N8, P8, R8, M9, N9, R9, N10, P9, R10	16, 18, 20, 22, 23, 24, 25, 26, 27, 28, 30, 32, 34, 36, 37, 38	D0 - 15	Data Bus 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os) These pins form the 16-bit data bus of the microprocessor port.		
N12	44	DTA_RDY	Data Transfer Acknowledgment_Ready (5 V-Tolerant Three-state Output)  This active low output indicates that a data bus transfer is complete for the Motorola interface. For the Intel interface, it indicates a transfer is completed when this pin goes from low to high.  An external pull-up resistor MUST hold this pin at HIGH level for the Motorola mode. An external pull-down resistor MUST hold this pin at LOW level for the Intel mode.		
R11	40	CS	Chip Select (5V-Tolerant Input) Active low input used by the Motorola or Intel microprocessor to enable the microprocessor port access.		
N11	39	R/W_WR	Read/Write_Write (5 V-Tolerant Input)  This input controls the direction of the data bus lines (D0 - 15) during a microprocessor access. For the Motorola interface, this pin is set high and low for the read and write access respectively. For the Intel interface, a write access is indicated when this pin goes low.		
R12	42	DS_RD	Data Strobe_Read (5 V-Tolerant Input)  This active low input works in conjunction with CS to enable the microprocessor port read and write operations for the Motorola interface. A read access is indicated when it goes low for the Intel interface.		
K13, K15, K14, J11, J12, J13, J15, H11, J14, H12, H13, H15, G12, G13	82, 84, 86, 87, 88, 89, 90, 91, 92, 93, 94, 96, 98, 99	A0 - 13	Address 0 to 13 (5 V-Tolerant Inputs) These pins form the 14-bit address bus to the internal memories and registers.		

PBGA Pin Number	LQFP Pin Number	Pin Name	Description	
M13	41	MOT_INTEL	Motorola_Intel (5 V-Tolerant Input with Internal Pull-up)  This pin selects the Motorola or Intel microprocessor interface t be connected to the device. When this pin is unconnected or connected to high, Motorola interface is assumed. When this pir connected to ground, Intel interface should be used.	
P10	43	ĪRQ	Interrupt (5 V-Tolerant Three-state Output) This programmable active low output indicates that the internal operating status of the DPLL has changed. An external pull-up resistor MUST hold this pin at HIGH level.	
G2	211	RESET	Device Reset (5 V-Tolerant Input with Internal Pull-up) This input (active LOW) puts the device in its reset state that disables the STio0 - 31 drivers and drives the STOHZ0 - 15 outputs to high. It also preloads registers with default values and clears all internal counters. To ensure proper reset action, the reset pin must be low for longer than 1 μs. Upon releasing the reset signal to the device, the first microprocessor access cannot take place for at least 600 μs due to the time required to stabilize the device and the crystal oscillator from the power-down state. Refer to Section Section 17.2 on page 48 for details.	

#### 3.0 Device Overview

The device has thirty-two ST-BUS/GCI-Bus inputs (STi0 - 31) and thirty-two ST-BUS/GCI-Bus outputs (STi00 - 31). STi00 - 31 can also be configured as bi-directional pins, in which case STi0 - 31 will be ignored. It is a non-blocking digital switch with 2048 64 kbps channels and is capable of performing rate conversion between ST-BUS/GCI-Bus inputs and ST-BUS/GCI-Bus outputs. The ST-BUS/GCI-Bus inputs accept serial input data streams with data rates of 2.048, 4.096, 8.192 and 16.384 Mbps on a per-stream basis. The ST-BUS/GCI-Bus outputs deliver serial data streams with data rates of 2.048, 4.096, 8.192 and 16.384 Mbps on a per-stream basis. The device also provides sixteen high impedance control outputs (STOHZ0 - 15) to support the use of external ST-BUS/GCI-Bus tristate drivers for the first sixteen ST-BUS/GCI-Bus outputs (STi00 -15).

By using Zarlink's message mode capability, microprocessor data stored in the connection memory can be broadcast to the output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other ST-BUS/GCI-Bus devices.

The device uses the ST-BUS/GCI-Bus input frame pulse (FPi) and the ST-BUS/GCI-Bus input clock (CKi) to define the input frame boundary and timing for sampling the ST-BUS/GCI-Bus input streams with various data rates. The output data streams will be driven by and have their timing defined by FPi and CKi in Divided Slave mode. In Multiplied Slave mode, the output data streams will be driven by an internally generated clock, which is multiplied from CKi internally. In Master mode, the on-chip DPLL will drive the output data streams and provide output clocks and frame pulses. Refer to Application Note ZLAN-120 for further explanation of the different modes of operation.

When the device is in Master mode, the DPLL is phase-locked to one of four DPLL reference signals, REF0 - 3, which are sourced by an external 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz reference signal. The on-chip DPLL also offers jitter attenuation, reference switching, reference monitoring, freerun and holdover functions. The jitter performance exceeds the Stratum 3 specification. The intrinsic jitter of all output clocks is less than 1 ns (except for the 1.544 MHz output).

There are two slave modes for this device:

The first is the Divided Slave mode. In this mode, output streams are clocked by input CKi. Therefore the output streams have exactly the same jitter as the input streams. The output data rate can be the same as or lower than

the input data rate, but the output data rate cannot be higher than what CKi can drive. For example, if CKi is 4.096 MHz, the output data rate cannot be higher than 2.048 Mbps. The second slave mode is called Multiplied Slave mode. In this mode, CKi is used to generate a 16.384 MHz clock internally, and output streams are driven by this 16.384 MHz clock. In Multiplied Slave mode, the data rate of output streams can be any rate, but output jitter may not be exactly the same as input jitter.

A Motorola or Intel compatible non-multiplexed microprocessor port allows users to program the device to operate in various modes under different switching configurations. Users can use the microprocessor port to perform internal register and memory read and write operations. The microprocessor port has a 16-bit data bus, a 14-bit address bus and six control signals (MOT\_INTEL, CS, DS\_RD, R/W\_WR, IRQ and DTA\_RDY).

The device supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

#### 4.0 Data Rates and Timing

The ZL50018 has 32 serial data inputs and 32 serial data outputs. Each stream can be individually programmed to operate at 2.048, 4.096, 8.192 or 16.384 Mbps. Depending on the data rate there will be 32 channels, 64 channels, 128 channels or 256 channels, respectively, during a 125 µs frame.

The output streams can be programmed to operate as bi-directional streams. The output streams are divided into two groups to be programmed into bi-directional mode. By setting BDL (bit 6) in the Internal Mode Selection (IMS) register, input streams 0 - 15 (STio - 15) are internally tied low, and output streams 0 - 15 (STio - 15) are set to operate in a bi-directional mode. Similarly, when BDH (bit 7) in the Internal Mode Selection (IMS) register is set, input streams 16 - 31 (STio - 31) are internally tied low, and output streams 16 - 31 (STio - 31) are set to operate in bi-directional mode. The groups do not have to be set into the same mode. Therefore it is possible to have half of the streams operating in bi-directional mode while the other half is operating in normal input/output mode.

The input data rate is set on a per-stream basis by programming STIN[n]DR3 - 0 (bits 3 - 0) in the Stream Input Control Register 0 - 31 (SICR0 - 31). The output data rate is set on a per-stream basis by programming STO[n]DR3 - 0 (bits 3 - 0) in the Stream Output Control Register 0 - 31 (SOCR0 - 31). The output data rates do not have to match or follow the input data rates. The maximum number of channels switched is limited to 2048 channels. If all 32 input streams were operating at 16.384 Mbps (256 channels per stream), this would result in 8192 channels. Memory limitations prevent the device from operating at this capacity. A maximum capacity of 2048 channels will occur if eight of the streams are operating at 16.384 Mbps, half the streams are operating at 8.192 Mbps or all streams operating at 4.096 Mbps. With all streams operating at 2.048 Mbps, the capacity will be reduced to 1024 channels. However, as each stream can be programmed to a different data rate, any combination of data rates can be achieved, as long as the total channel count does not exceed 2048 channels. It should be noted that only full stream can be programmed for use. The device does not allow fractional streams.

#### 4.1 External High Impedance Control, STOHZ0 - 15

There are 16 external high impedance control signals, STOHZ0 - 15, that are used to control the external drivers for per-channel high impedance operations. Only the first sixteen ST-BUS/GCI-Bus (STio0 - 15) outputs are provided with corresponding STOHZ signals. The STOHZ outputs deliver the appropriate number of control timeslot channels based on the output stream data rate. Each control timeslot lasts for one channel time. When the ODE pin is high and the OSB (bit 2) of the Control Register (CR) is also high, STOHZ0 - 15 are enabled. When the ODE pin, OSB (bit 2) of the Control Register (CR) or the RESET pin is low, STOHZ0 - 15 are driven high, together with all the ST-BUS/GCI-Bus outputs being tristated. Under normal operation, the corresponding STOHZ outputs of any unused ST-BUS/GCI-Bus channel (high impedance) are driven high. Refer to Figure 18 on page 33.

#### 4.2 Input Clock (CKi) and Input Frame Pulse (FPi) Timing

The input clock for the ZL50018 can be arranged in one of three different ways. These different ways will be explained further in Section 11.1 to Section 11.3 on page 38. Depending on the mode of operation, the input clock, CKi, will be based on the highest data rate of either the input or both the input and output data rates. The user has to program the CKIN1 - 0 (bits 6 - 5) in the Control Register (CR) to indicate the width of the input frame pulse and the frequency of the input clock supplied to the device.

In Master mode and Divided Slave mode, the input clock, CKi, must be at least twice the highest input or output data rate. For example, if the highest input data rate is 4.096 Mbps and the highest output data rate is 8.192 Mbps, the input clock, CKi, must be 16.384 MHz, which is twice the highest overall data rate. The only exception to this is for 16.384 Mbps input or output data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi.

In Master mode, CKo2 and FPo2 can be programmed to be used as CKi and FPi by setting CKi\_LP (bit 10) in the Control Register (CR). This will internally loop back the CKo2 and FPo2 timing. When this bit is set, CKi and FPi must be tied low or high externally.

Highest <i>Input or Output</i> Data Rate	CKIN 1-0 Bits	Input Clock Rate (CKi)	Input Frame Pulse (FPi)
16.384 Mbps or 8.192 Mbps	00	16.384 MHz	8 kHz (61 ns wide pulse)
4.096 Mbps	01	8.192 MHz	8 kHz (122 ns wide pulse)
2.048 Mbps	10	4.096 MHz	8 kHz (244 ns wide pulse)

Table 1 - CKi and FPi Configurations for Master and Divided Slave Modes

In Multiplied Slave mode, the input clock, CKi, must be at least twice the highest input data rate, regardless of the output data rate. Following the example above, if the highest input data rate is 4.096 Mbps, the input clock, CKi, must be 8.192 MHz, regardless of the output data rate. The only exception to this is for 16.384 Mbps input data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi.

Highest Input Data Rate	CKIN 1-0 Bits	Input Clock Rate (CKi)	Input Frame Pulse (FPi)
16.384 Mbps or 8.192 Mbps	00	16.384 MHz	8 kHz (61 ns wide pulse)
4.096 Mbps	01	8.192 MHz	8 kHz (122 ns wide pulse)
2.048 Mbps	10	4.096 MHz	8 kHz (244 ns wide pulse)

Table 2 - CKi and FPi Configurations for Multiplied Slave Mode

The ZL50018 accepts positive and negative ST-BUS/GCI-Bus input clock and input frame pulse formats via the programming of CKINP (bit 8) and FPINP (bit 7) in the Control Register (CR). By default, the device accepts the negative input clock format and ST-BUS format frame pulses. However, the switch can also accept a positive-going clock format by programming CKINP (bit 8) in the Control Register (CR). A GCI-Bus format frame pulse can be used by programming FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR).




Figure 4 - Input Timing when CKIN1 - 0 bits = "10" in the CR




Figure 5 - Input Timing when CKIN1 - 0 bits = "01" in the CR




Figure 6 - Input Timing when CKIN1 - 0 = "00" in the CR

## 5.0 ST-BUS and GCI-Bus Timing

The ZL50018 is capable of operating using either the ST-BUS or GCI-Bus standards. The output timing that the device generates is defined by the bus standard. In the ST-BUS standard, the output frame boundary is defined by the falling edge of CKo while FPo is low. In the GCI-Bus standard, the frame boundary is defined by the rising edge of CKo while FPo goes high. The data rates define the number of channels that are available in a 125  $\mu$ s frame pulse period.

By default, the ZL50018 is configured for ST-BUS input and output timing. To set the input timing to conform to the GCI-Bus standard, FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR) must be set. To set output timing to conform to the GCI-Bus standard, FPO[n]P and FPO[n]POS must be set in the Output Clock and Frame Pulse Selection Register (OCFSR). The CKO[n]P bits in the Output Clock and Frame Pulse Selection Register control the polarity (positive-going or negative-going) of the output clocks.

#### 6.0 Output Timing Generation

The ZL50018 generates frame pulse and clock timing. There are five output frame pulse pins (FPo0 - 3, 5) and six output clock pins (CKo0 - 5). All output frame pulses are 8 kHz output signals. By default, the output frame boundary is defined by the falling edge of the CKo0, while FPo0 is low. At the output frame boundary, the CKo1, CKo2 and CKo3 output clocks will by default have a falling edge, while FPo1, FPo2 and FPo3 will be low. At the output frame boundary, CKo4 will by default have a falling edge while FPo0 is low (CKo4 has no corresponding output frame pulse). At the output frame boundary, CKo5 will by default have a rising edge while FPo5 (FPo\_OFF2) will be low. The duration of the frame pulse low cycle and the frequency of the corresponding output clock are shown in Table 3 on page 25. Every frame pulse and clock output can be tristated by programming the enable bits in the Internal Mode Selection (IMS) register.

Pin Name	Output Timing Rate	Output Timing Unit
FPo0 pulse width	244	ns
CKo0	4.096	MHz
FPo1 pulse width	122	ns
CKo1	8.192	MHz
FPo2 pulse width	61	ns
CKo2	16.384	MHz
FPo3 pulse width	244, 122, 61 or 30	ns
CKo3	4.096, 8.192, 16.384 or 32.768	MHz
CKo4	1.544 or 2.048	MHz
FPo5 pulse width	51	ns
CKo5	19.44	MHz

**Table 3 - Output Timing Generation** 

The output timing is dependent on the operation mode that is selected. When the device is in Divided Slave mode, the frequencies on CKo0 - 3 cannot be greater than the input clock, CKi. For example, if the input clock is 8.192 MHz, the CKo2 pin will not produce a valid output clock and the CKo3 pin can only be programmed to output a 4.096 MHz or 8.192 MHz clock signal. The output clocks CKo4 - 5 will not generate valid outputs unless the SLV\_DPLLEN (bit 13) of the Control Register (CR) is set.

In Master mode there are programmable output frame pulse, FPo3, and clock pins, CKo3 and CKo4. The outputs from FPo3 and CKo3 are programmed by the CKOFPO3SEL1 - 0 (bits 13 - 12) in the Output Clock and Frame Pulse Selection (OCFSR) register. The output clock pin, CKo4, is controlled by setting the CKO4SEL (bit 14) in the OCFSR register.

In Multiplied Slave mode, CKo4 and CKo5 are not available unless SLV\_DPLLEN is set in the Control Register. All other clocks and frame pulses correspond to the timing shown in Table 3 above.

The device also delivers positive or negative output frame pulse and ST-BUS/GCI-Bus output clock formats via the programming of various bits in the Output Clock and Frame Pulse Selection Register (OCFSR). By default, the device delivers the negative output clock format. The ZL50018 can also deliver GCI-Bus format output frame pulses by programming bits of the Output Clock and Frame Pulse Selection Register (OCFSR). As there is a separate bit setting for each frame pulse output, some of the outputs can be set to operate in ST-BUS mode and others in GCI-Bus mode.

The following figures describe the usage of the FPO0P, FPO1P, FPO2P, FPO3P, CKO0P, CKO1P, CKO2P, CKO3P, CKO4P and CKO5P bits to generate the FPo0 - 3 and CKo0 - 5 timing. FPo\_OFF2 is configured to provide the non-offset frame pulse corresponding to the 19.44 MHz clock on CKo5 by setting the FP19EN (bit 10) in the FPOFF2 register. In this instance, FPo OFF2 can be labeled as FPo5.




Figure 7 - Output Timing for CKo0 and FPo0




Figure 8 - Output Timing for CKo1 and FPo1




Figure 9 - Output Timing for CKo2 and FPo2




Figure 10 - Output Timing for CKo3 and FPo3 with CKoFPo3SEL1-0="11"




Figure 11 - Output Timing for CKo4




Figure 12 - Output Timing for CKo5 and FPo5 (FPo\_OFF2)

#### 7.0 Data Input Delay and Data Output Advancement

Various registers are provided to adjust the input delay and output advancement for each input and output data stream. The input bit delay and output bit advancement can vary from 0 to 7 bits for each individual stream.

If input delay of less than a bit is desired, different sampling points can be used to handle the adjustments. The sampling point can vary from 1/4 to 4/4 with a 1/4-bit increment for all input streams unless the stream is operating at 16.384 Mbps, in which case the fractional bit delay has a 1/2-bit increment. By default, the sampling point is set to the 3/4-bit location for non-16.384 Mbps data rates and the 1/2-bit location for the 16.384 Mbps data rate.

The fractional output bit advancement can vary from 0 to 3/4 bits, again with a 1/4-bit increment unless the output stream is operating at 16.384 Mbps, in which case the output fractional bit advancement has a 1/2-bit increment from 0 to 1/2 bit. By default, there is 0 output bit advancement.

Although input delay or output advancement features are available on streams which are operating in bi-directional mode it is not recommended, as it can easily cause bus contention. If users require this function, special attention must be given to the timing to ensure contention is minimized.

#### 7.1 Input Bit Delay Programming

The input bit delay programming feature provides users with the flexibility of handling different wire delays when designing with source streams for different devices.

By default, all input streams have zero bit delay, such that bit 7 is the first bit that appears after the input frame boundary (assuming ST-BUS formatting). The input delay is enabled by STIN[n]BD2-0 (bits 8 - 6) in the Stream Input Control Register 0 - 31 (SICR0 - 31) as described in Table 61 on page 93. The input bit delay can range from 0 to 7 bits.




Figure 13 - Input Bit Delay Timing Diagram (ST-BUS)

#### 7.2 Input Bit Sampling Point Programming

In addition to the input bit delay feature, the ZL50018 allows users to change the sampling point of the input bit by programming STIN[n]SMP 1-0 (bits 5 - 4) in the Stream Input Control Register 0 - 31 (SICR0 - 31). For input streams operating at any rate except 16.384 Mbps, the default sampling point is at 3/4 bit and users can change the sampling point to 1/4, 1/2, 3/4 or 4/4 bit position. When the stream is operating at 16.384 Mbps, the default sampling point is 1/2 bit and can be adjusted to a 4/4 bit position.




Figure 14 - Input Bit Sampling Point Programming

The input delay is controlled by STIN[n]BD2-0 (bits 8 - 6) to control the bit shift and STIN[n]SMP1 - 0 (bits 5 - 4) to control the sampling point in the Stream Input Control Register 0 - 31 (SICR0 - 31).




Figure 15 - Input Bit Delay and Factional Sampling Point

#### 7.3 Output Advancement Programming

This feature is used to advance the output data of individual output streams with respect to the output frame boundary. Each output stream has its own bit advancement value which can be programmed in the Stream Output Control Register 0 - 31 (SOCR0 - 31).

By default, all output streams have zero bit advancement such that bit 7 is the first bit that appears after the output frame boundary (assuming ST-BUS formatting). The output advancement is enabled by STO[n]AD 2 - 0 (bits 6 - 4) of the Stream Output Control Register 0 - 31 (SOCR0 - 31) as described in Table 63 on page 97. The output bit advancement can vary from 0 to 7 bits.




Figure 16 - Output Bit Advancement Timing Diagram (ST-BUS)

#### 7.4 Fractional Output Bit Advancement Programming

In addition to the output bit advancement, the device has a fractional output bit advancement feature that offers better resolution. The fractional output bit advancement is useful in compensating for varying parasitic load on the serial data output pins.

By default all of the streams have zero fractional bit advancement such that bit 7 is the first bit that appears after the output frame boundary. The fractional output bit advancement is enabled by STO[n]FA 1 - 0 (bits 8 - 7) in the Stream Output Control Register 0 - 31 (SOCR0 - 31). For all streams running at any data rate except 16.384 Mbps the fractional bit advancement can vary from 0, 1/4, 1/2 to 3/4 bits. For streams operating at 16.384 Mbps, the fractional bit advancement can be set to either 0 or 1/2 bit.




Figure 17 - Output Fractional Bit Advancement Timing Diagram (ST-BUS)

#### 7.5 External High Impedance Control Advancement

The external high impedance signals can be programmed to better match the timing required by the external buffers. By default, the output timing of the STOHZ signals follows the programmed channel delay and bit offset of their corresponding ST-BUS/GCI-Bus output streams. In addition, for all high impedance streams operating at any data rate except 16.384 Mbps, the user can advance the STOHZ signals a further 0, 1/4, 1/2, 3/4 or 4/4 bits by programming STOHZ[n]A 2 - 0 (bit 11 - 9) in the Stream Output Control Register. When the stream is operating at 16.384 Mbps, the additional STOHZ advancement can be set to 0, 1/2 or 4/4 bits by programming the same register.




Figure 18 - Channel Switching External High Impedance Control Timing

### 8.0 Data Delay Through the Switching Paths

The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform timeslot interchange functions with different throughput delay capabilities on a per-channel basis. For voice applications, select variable throughput delay to ensure minimum delay between input and output data. In wideband data applications, select constant delay to maintain the frame integrity of the information through the switch. The delay through the device varies according to the type of throughput delay selected by the  $V/\overline{C}$  (bit 14) in the Connection Memory Low when CMM = 0.

#### 8.1 Variable Delay Mode

Variable delay mode causes the output channel to be transmitted as soon as possible. This is a useful mode for voice applications where the minimum throughput delay is more important than frame integrity. The delay through the switch can vary from 7 channels to 1 frame + 7 channels. To set the device into variable delay mode, VAREN (bit 4) in the Control Register (CR) must be set before  $V/\overline{C}$  (bit 14) in the Connection Memory Low when CMM = 0. If the VAREN bit is not set and the device is programmed for variable delay mode, the information read on the output stream will not be valid.

In variable delay mode, the delay depends on the combination of the source and destination channels of the input and output streams.

For example, if Stream 4 Channel 2 is switched to Stream 5 Channel 9 with variable delay, the data will be output in the same 125  $\mu$ s frame. Contrarily, if Stream 6 Channel 1 is switched to Stream 9 Channel 3, the information will appear in the following frame.

m = input channel number	n-m <= 0	0 < n-m < 7	n-m = 7		n-m > 7
n = output channel number			STio < STi	STio >= STi	
T = Delay between input and output	1 frame - (m-n)	1 frame	+ (n-m)	n-m	

Table 4 - Delay for Variable Delay Mode




Figure 19 - Data Throughput Delay for Variable Delay

#### 8.2 Constant Delay Mode

In this mode, frame integrity is maintained in all switching configurations. The delay though the switch is 2 frames - Input Channel + Output Channel. This can result in a minimum of 1 frame + 1 channel delay if the last channel on a stream is switched to the first channel of a stream. The maximum delay is 3 frames - 1 channel. This occurs when the first channel of a stream is switched to the last channel of a stream. The constant delay mode is available for all output channels.

The data throughput delay is expressed as a function of ST-BUS/GCI-Bus frames, input channel number (m) and output channel number (n). The data throughput delay (T) is:

$$T = 2 \text{ frames} + (n - m)$$

The constant delay mode is controlled by  $V/\overline{C}$  (bit 14) in the Connection Memory Low when CMM = 0. When this bit is set low, the channel is in constant delay mode. If VAREN (bit 4) in the Control Register (CR) is set (to enable variable throughput delay on a chip-wide basis), the device can still be programmed to operate in constant delay mode.




Figure 20 - Data Throughput Delay for Constant Delay

#### 9.0 Connection Memory Description

The connection memory consists of two blocks, Connection Memory Low (CM\_L) and Connection Memory High (CM\_H). The CM\_L is 16 bits wide and is used for channel switching and other special modes. The CM\_H is 5 bits wide and is used for the voice coding function. When UAEN (bit 15) of the Connection Memory Low (CM\_L) is low,  $\mu$ -law/A-law conversion will be turned off and the contents of CM\_H will be ignored. Each connection memory location of the CM\_L or CM\_H can be read or written via the 16 bit microprocessor port within one microprocessor access cycle. See Table 68 on page 100 for the address mapping of the connection memory. Any unused bits will be reset to zero on the 16-bit data bus.

For the normal channel switching operation, CMM (bit 0) of the Connection Memory Low (CM\_L) is programmed low. SCA7 - 0 (bits 8 - 1) indicate the source (input) channel address and SSA4 - 0 (bits 13 - 9) indicate the source (input) stream address. The 5-bit contents of the CM\_H will be ignored during the normal channel switching mode without the  $\mu$ -law/A-law conversion when UAEN (bit 15) of the Connection Memory Low (CM\_L) is set to zero. If  $\mu$ -law/A-law conversion is required, the CM\_H bits must be programmed first to provide the voice/data information, the input coding law and the output coding law before the assertion of UAEN (bit 15) in the Connection Memory Low.

When CMM (bit 0) of the Connection Memory Low (CM\_L) is programmed high, the ZL50018 will operate in one of the special modes described in Table 70 on page 102. When the per-channel message mode is enabled, MSG7 - 0 (bit 10 - 3) in the Connection Memory Low (CM\_L) will be output via the serial data stream as message output data. When the per-channel message mode is enabled, the  $\mu$ -law/A-law conversion can also be enabled as required.

### 10.0 Connection Memory Block Programming

This feature allows for fast initialization of the connection memory after power up.

#### 10.1 Memory Block Programming Procedure

- 1. Set MBPE (bit 3) in the Control Register (CR) from low to high.
- 2. Configure BPD2 0 (bits 3 1) in the Internal Mode Selection (IMS) register to the desired values to be loaded into CM L.
- 3. Start the block programming by setting MBPS (bit 0) in the Internal Mode Selection Register (IMS) high. The values stored in BPD2 0 will be loaded into bits 2 0 of all CM\_L positions. The remaining CM\_L locations (bits 15 3) and the programmable values in the CM\_H (bits 4 0) will be loaded with zero values.

The following tables show the resulting values that are in the CM\_L and CM\_H connection memory locations.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	BPD2	BPD1	BPD0

**Table 5 - Connection Memory Low After Block Programming** 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Table 6 - Connection Memory High After Block Programming** 

Note: Bits 15 to 5 are reserved in Connection Memory High and should always be 0.

It takes at least two frame periods (250 µs) to complete a block program cycle.

MBPS (bit 0) in the Control Register (CR) will automatically reset to a low position after the block programming process has completed.

MBPE (bit 3) in the Internal Mode Selection (IMS) register must be cleared from high to low to terminate the block programming process. This is not an automatic action taken by the device and must be performed manually.

Note: Once the block program has been initiated, it can be terminated at any time prior to completion by setting MBPS (bit 0) in the Control Register (CR) or MBPE (bit 3) in the Internal Mode Selection (IMS) register to low. If the MBPE bit was used to terminate the block programming, the MBPS bit will have to be set low before enabling other device operations.

# 11.0 Device Operation in Master Mode and Slave Modes

This device has two main operating modes - Master mode and Slave mode. Each operating mode has different input/output clock and frame pulse setup requirements and usage.

If the device is programmed to work in Master mode, it is expected that the input clock and frame pulse will be supplied from the embedded DPLL, either directly using the internal loopback mode or indirectly through external loopback path. Sources and destinations of the device's serial input and output data, respectively, have to be synchronized with the device's output clock and frame pulse. In Master mode, output clocks and frame pulses are driven by the DPLL and they are always available with any of the specified frequencies.

The device can also operate in two different Slave modes: Divided Slave mode and Multiplied Slave mode. In either Slave modes, output clocks and frame pulses are generated based on CKi and FPi. The difference is that, in Divided Slave mode, the output clocks and frame pulses are directly divided from CKi/FPi, while in Multiplied Slave mode, the output clocks and frame pulses are generated from an internal high-speed clock synchronized to CKi and FPi. Therefore, in Divided Slave mode, the output clock rates cannot exceed the CKi rate (the output data rates are also limited as per Table 1), but in Multiplied Slave mode, all specified output clock rates and data rates are available on CKo0-3 and STio0-31. The input data rate cannot exceed the CKi rate in either Slave modes, because input data are always sampled directly by CKi.

By default, CKo4, CKo5 and FPo5 are not available in Slave mode, as the embedded DPLL is disabled. However, the DPLL can be activated even in Slave mode by programming the SLV DPLLEN bit in the Control Register. When the DPLL is enabled in Slave mode, CKo4, CKo5 and FPo5 are generated from the DPLL synchronized to one of the REF0-3 inputs, while the other clocks, frame pulses, and input/output data are synchronized to CKi/FPi. It basically creates two separate timing domains - one for the DPLL, and one for data switch logic. The two can be totally asynchronous to each other. In this case the DPLL will be fully functional, including its capability of reference monitoring.

Note that an external oscillator is required whenever the DPLL is used.

Table 7, "ZL50018 Operating Modes" on page 37 summarizes the different modes of operation available within the ZL50018. Each Major mode has various associated Minor modes that are determined by setting the relevant Input Control pins and Control Register bits (Table 18, "Control Register (CR) Bits" on page 55) indicated in the table.

Device Operating Mode		Input Pins  Control Signal		CR Register		Output Clock Pins			Data Pins					
				Signal		Bits		Reference Lock		Enabled		Clock Source		
Major	Minor	OSC_EN	MODE_4M [1:0]	OSCi	CKi	OPM [1:0]	SLV_DPLLEN	CKi_LP	CKo0-3	CKo4-5	CKo0-3	CKo4-5	STi	STo
Master	CKi	1	00	20 MHz	4/8/16 M	6 M 00	Х	0	Freerun, Holdover	Yes	Yes	CKi*(	Cko2	
Ī	Loopback				Х			1	or REF	-0-3			Cko2	(DPLL)
Divided Slave	4 M	1	11	20 MHz	4 M	01	1	Х	CKi	REF0-3		Yes C	CKi	
	8/16 M		00		8/16 M									(CKi)
	4 M	0	11	Х	4 M	X0	0			Х		No		
	8/16 M		00		8/16 M									
Multiplied Slave	4 M	1	11	20 MHz	4 M	11	1		CKi MULT	REF0-3		Yes		CKo0-3
	8/16 M		00		8/16 M									(CKi MULT)
	4 M	0	11	Х	4 M	X1	0	İ		Х		No		, ,
	8/16 M		00		8/16 M									

Legend:

X - Don't care or not applicable.

Reference Lock - Refers to what signal the output pins are locked to:

REF0-3 = Normal Mode

Cki = Bypass. Cki is passed directly through to CKo0-3.

Cki MULT = Cki is passed through clock multiplier to CKo0-3.

\* CKi must be phase aligned (edge synchronous) to CKo0-3.

Clock Source - Refers to which clock samples STi and which clock outputs STo; STi applies when STi or STio is input; STo applies when STio is output.

Table 7 - ZL50018 Operating Modes

## 11.1 Master Mode Operation

When the device is in Master mode, the DPLL is phase-locked to the one of four DPLL reference signals, REF0 to REF3, which are sourced by an external 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz signal. The on-chip DPLL also offers reference switching and monitoring, jitter attenuation, freerun and holdover functions. In this mode, STio0 - 31 are driven by a clock generated by the DPLL, which also provides all the output clocks (CKo0 - 5) and frame pulses (FPo0 - 3 and FPo\_OFF0 - 2). One of the output clocks and frame pulses should be looped back to CKi/FPi as reference for the input data, either by internal loopback (by setting the CKi\_LP bit high in the Control Register) or through some external loopback paths. If external loopback is used, it is recommended that CKo2 (16.384MHz) and FPo2 (61ns pulse) are used so that all input data rates are available.

## 11.2 Divided Slave Mode Operation

When the device is in Divided Slave mode, STio0 - 31 are driven by CKi. In this mode, the output streams and clocks have the same jitter characteristics as the input clock (CKi), but the input and output data rates cannot exceed the limit defined by CKi (as per Table 1). For example, if CKi is 4.096 MHz, the input and output data rate cannot be higher than 2.048 Mbps and the generated output clock rates cannot exceed 4.096 MHz. If the DPLL is not enabled, an external oscillator is optional in Divided Slave mode.

## 11.3 Multiplied Slave Mode Operation

When the device is in Multiplied Slave mode, device hardware is used to multiply CKi internally. STio0 - 31 are driven by this internally generated clock. In this mode, the output clocks and data can run at any of the specified rates, but they may have different jitter characteristics from the input clock (CKi). The input data rates are still limited by the CKi rate (as per Table 1), as input data are always sampled directly by CKi. If the DPLL is not enabled, an external oscillator is not required in Multiplied Slave mode.

# 12.0 Overall Operation of the DPLL

The DPLL accepts four input references and delivers six output clocks and five output frame pulses. The DPLL meets or exceeds all of the requirements of the Telcordia GR-1244-CORE standard for a Stratum 3 compliant PLL. This includes the freerun, reference switching and monitoring, jitter/wander attenuation and holdover functions. The intrinsic output jitter of the DPLL does not exceed 1 ns (except for the 1.544 MHz output).

The input locking range of the DPLL is programmable, such that it can be larger than the strict Stratum 3 requirements.

The DPLL is able to lock to an input reference presented on the REF0 - 3 inputs. It is possible to force the DPLL module to lock to a selected reference, to prefer one reference, to enter holdover mode or to freerun.

While in freerun mode, the DPLL is able to work in software mode which allows the user to program an output frequency offset value through the microport of the device. Depending on the selected software mode, the DPLL outputs can:

- a. gradually meet the given frequency offset (following pre-programmed phase alignment speed (phase slope) and internal filter response), or
- b. immediately, upon finishing the microport write, reach the given frequency offset, allowing an external filter to be used.

# 12.1 DPLL Timing Modes

There are four functional modes for the DPLL: normal, holdover, automatic and freerun modes. In addition to these four functional modes, the DPLL can also be programmed to internal reset mode.

#### 12.1.1 Normal Mode

In normal timing mode, the DPLL generates clocks and frame pulses that are phase locked to the active input reference. Jitter on the input clock is attenuated by the DPLL.

#### 12.1.2 Holdover Mode

In holdover mode, the DPLL no longer synchronizes the output clock to any input reference. It maintains the frequency that it was at prior to entering holdover mode. The holdover mode typically happens when the input clock becomes unreliable or is lost altogether. It takes some time for the system to realize that the input clock is unreliable. Meanwhile, the DPLL tracks an unreliable clock. Therefore the DPLL could hold to an invalid frequency when it enters holdover mode. In order to prevent this situation, the DPLL stores the current frequency at regular intervals in holdover memory so that it can restore the frequency of the input clock just after the input clock became unreliable.

The accuracy of the output clock with respect to the last valid input clock is subject to certain standards referred to as Stratum levels where each level requires a certain accuracy. The standards ANSI T1.101 and Telcordia GR-1244-CORE specify the Stratum level requirements. Where ANSI just gives one total number, Telcordia splits it into three components, thereby creating a more stringent requirement than ANSI.

In order to meet Stratum 3, the holdover accuracy of the DPLL is better than 0.05 ppm. Note that in order for the system to meet Stratum 3, the system clock provided by the external oscillator must meet the requirements for the temperature dependence and drift. If Stratum 3 accuracy is not required, a less stable and cheaper system clock can be used instead.

## 12.1.3 Automatic Mode

In this mode, the state machine controls the DPLL based on the settings in the registers and the quality of the reference input clocks. The DPLL is internally either in normal or in holdover mode. In the following two sections, the reference selection and state machine operation in automatic mode will be explained in more details.

### 12.1.3.1 Automatic Reference Switching Without Preferences

When the DPLL is programmed to operate in Automatic mode without Preference (RCCR Register, PMS2-0 bits = 000), all references, REF0-3, will have equal importance. A circulating *Round Robin* selection sequence determines the reference to be used as shown in Figure 21. The state machine basically searches for valid reference in a circular order of REF0 -> REF1 -> REF2 -> REF3 -> REF0, etc.




Figure 21 - Automatic Reference Switching State Diagram with No Preferred Reference

## 12.1.3.2 Automatic Reference Switching With Preference

If a particular reference needs to have higher priority than the others, the device can be programmed in Automatic mode with a preferred reference (RCCR Register, PMS2-0 bits = 001). When a preferred reference is selected, the device can only switch automatically between two references, as shown in Table 8. The preferred reference will be used as the primary reference and, by default, only its next consecutive reference will be used as the secondary reference. No more than two references can be used in Automatic mode when a preferred reference is selected.

	Primary Reference (Preferred)	Secondary Reference
Option 1	Ref 0	Ref 1
Option 2	Ref 1	Ref 2
Option 3	Ref 2	Ref 3
Option 4	Ref 3	Ref 0

**Table 8 - Preferred Reference Selection Options** 

Figure 22 shows the state diagram for the four valid options of automatic reference switching with a preferred reference.




Figure 22 - Automatic Reference Switching State Diagrams with Preferred Reference

With a preferred reference, if more than two references are required, or the two references are not in consecutive order, or the roles of the two references need to be interchanged, then external software is required to manually control the reference switching of the DPLL (by monitoring the reference failure status and reprogramming the device accordingly).

#### 12.1.4 Freerun Mode

In freerun mode, the DPLL generates a fixed output frequency based on the crystal oscillator and a programmed centre frequency. To meet Stratum 3, the accuracy of the circuitry for the freerunning output clock must be 4.6 ppm or better. The circuit's freerun accuracy is better than 0.003 ppm.

In freerun mode, the DPLL does not lock to any reference. It is important that the device is not simultaneously in freerun mode (see the RCCR Register) and fast lock mode (see the BWCR Register). Otherwise, the output frame pulse may not be generated correctly.

#### 12.1.5 Software Controlled Mode

When the DPLL is in the freerun mode, it can be put into software controlled mode by enabling the SWE (bit 3) in the DPLL Control Register (DPLLCR). The Software Delta Frequency Register (SWDFR) contains the frequency offset to which the DPLL outputs will move. If SWF (bit 4) in the DPLL Control Register (DPLLCR) is low, the DPLL outputs will gradually move to the given frequency offset, with the speed defined by the DPLL internal filter and phase alignment speed (phase slope) limiter. If SWF (bit 4) is high, the DPLL outputs will reach the Software Delta Frequency Register (SWDFR) frequency offset immediately after it is written, allowing an external software-based filter and phase alignment speed (phase slope) limiter to be used. When SWE (bit 3) is low or the DPLL is not in the freerun mode, the value of Software Delta Frequency Register (SWDFR) will be ignored. For detailed description of the DPLL Control Register (DPLLCR) bits and the Software Delta Frequency Register (SWDFR) bits see Table 29 on page 65, and Table 33 on page 70, respectively.

#### 12.1.6 DPLL Internal Reset Mode

DPLL\_IRM (bit 0) in the DPLL Control Register (DPLLCR) enables the internal reset mode. In the internal reset mode, the DPLL module is disabled to save power. The circuit will be reset continuously and no output clocks will be generated. When the internal DPLL module is in the internal reset mode, all registers remain accessible. Note that applying the DPLL reset does not reset the DPLL registers: they preserve the values that they had prior to entering reset.

# 13.0 DPLL Frequency Behaviour

# 13.1 Input Frequencies

The DPLL is capable of synchronizing to one of the following input frequencies:

8 kHz
1.544 MHz (DS1)
2.048 MHz (E1)
4.096 MHz
8.192 MHz
16.384 MHz
19.44 MHz

**Table 9 - DPLL Input Reference Frequencies** 

# 13.2 Input Frequencies Selection

The input frequencies of REF 0 - 3 can be automatically detected or programmed independently by the Reference Frequency Register (RFR) if RFRE (bit 1) in the DPLL Control Register (DPLLCR) is set. The detected frequency of the selected reference is indicated in the Reference Change Status Register (RCSR). In addition, the detected frequencies of all four references are indicated in the Reference Frequency Status Register (RFSR). See Table 29 on page 65, Table 30 on page 67, Table 41 on page 76 and Table 59 on page 91 for the detailed bit description of the DPLL Control Register (DPLLCR), Reference Frequency Register (RFR), Reference Change Status Register (RCSR) and Reference Frequency Status Register (RFSR), respectively.

# 13.3 Output Frequencies

The DPLL generates a limited number of output signals. All signals are synchronous to each other and in the normal operating mode, are locked to the selected input reference. The DPLL provides outputs with the following frequencies:

CKo0	4.096 MHz
CKo1	8.192 MHz
CKo2	16.384 MHz
CKo3	4.096 MHz, 8.192 MHz, 16.384 MHz or 32.768 MHz
CKo4	1.544 MHz or 2.048 MHz
CKo5	19.44 MHz
FPo0	8 kHz (244 ns wide pulse)
FPo1	8 kHz (122 ns wide pulse)
FPo2	8 kHz (61 ns wide pulse)
FPo3	8 kHz (122 ns, 61 ns or 30 ns wide pulse)
FPo5	8 kHz (51 ns wide pulse)

**Table 10 - Generated Output Frequencies** 

## 13.4 Pull-In/Hold-In Range (also called Locking Range)

The widest tolerance required for any of the given input clock frequencies is  $\pm 130$  ppm for the T1 clock (1.544 MHz). If the system clock (crystal/oscillator) accuracy is  $\pm 30$  ppm, it requires a minimum pull-in range of  $\pm 160$  ppm. Users who do not require the  $\pm 30$  ppm freerun accuracy of the DPLL can use a  $\pm 100$  ppm system clock. Therefore the pull-in range is a minimal  $\pm 230$  ppm. The pull-in range is programmable through the Frequency Locking Range Register (FLRR) as described in Table 35 on page 71. Since the width of the register is 14 bits, the maximum programmable pull-in range can be as high as  $\pm 372$  ppm. The minimum pull-in/hold-in range required for Stratum 3 clocks is  $\pm 4.6$  ppm. The default pull-in range of this device is  $\pm 20$  ppm.

# 14.0 Jitter Performance

# 14.1 Input Clock Cycle to Cycle Timing Variation Tolerance

The ZL50018 has an exceptional cycle to cycle timing variation tolerance of 20 ns. This allows the ZL50018 to synchronize off a low cost DPLL when it is in either Divided Slave mode or Multiplied Slave mode.

## 14.2 Input Jitter Acceptance

The input jitter acceptance is specified in standards as the minimum amount of jitter of a certain frequency on the input clock that the DPLL must accept without making cycle slips or losing lock. The lower the jitter frequency, the larger the jitter acceptance. For jitter frequencies below a tenth of the cut-off frequency of the DPLL's jitter transfer function, it safely can be said that any provided input jitter will be followed by the DPLL. The maximum value of jitter tolerance for the DPLL is  $\pm 1023$  UI  $_{\rm D-D}$ .

### 14.3 Jitter Transfer Function

The corner frequency (-3 dB) of the DPLL is programmable through LPF (bits 3 - 0) in the Bandwidth Control Register (BWCR) from 0.475 Hz to 15.5 kHz, in 16 steps. Stratum 3 requires a corner frequency of maximally 3 Hz. The default corner frequency is 1.9 Hz.

# 15.0 DPLL Specific Functions and Requirements

#### 15.1 Lock Detector

To determine if the DPLL is locked to the input clock, a lock detector monitors the phase value output of the phase detector, which represents the difference between input reference and output feedback clock. If the phase value is below a certain threshold for a certain interval, the DPLL is pronounced locked to the input clock. The monitoring is done in intervals of 4ms. The lock detector threshold and the interval are programmable by the user through the Lock Detector Threshold Register (LDTR) and the Lock Detector Interval Register (LDIR) respectively. See Table 36 on page 72 and Table 37 on page 72 for the bit descriptions of the Lock Detector Threshold Register (LDTR) and Lock Detector Interval Register (LDTR) respectively. The value of the Lock Detector Threshold Register (LDTR) should be programmed with respect to the maximum expected jitter frequency and amplitude on the selected input references.

The lock status can be monitored through the Reference Change Status Register (RCSR). See Table 41 on page 76 for the bit description of the Reference Change Status Register (RCSR).

# 15.2 Maximum Time Interval Error (MTIE)

Several standards require that the output clock of the DPLL may not move in phase more than a certain amount. In order to meet those standards, a special circuit maintains the phase of the DPLL output clock during reference and mode rearrangements. The total output phase change or Maximum Timing Interval Error (MTIE) during rearrangements is less than 31 ns per rearrangement, exceeding Stratum 3 requirements. After a large number of reference switches, the accumulated phase error can become significant, so it is recommended to use MTIE reset in such situations, to realign outputs to the nearest edge of the selected reference. The MTIE reset can be programmed by setting MTR (bit 7) in the Reference Change Control Register (RCCR), as described in Table 40 on page 75.

# 15.3 Phase Alignment Speed (Phase Slope)

Besides total phase change, standards also require a certain rate of the phase change of the output clock. The phase alignment speed is programmable by the user through a value in the Slew Rate Limit Register (SRLR) as described in Table 38 on page 73. Stratum 3 requires that the phase alignment speed not exceed 81 ns per

1.326 ms (61 ppm). The width of the register and the limiter circuitry, if not bypassed, provide a maximum phase change alignment speed of 186 ppm.

The limiter circuitry can be bypassed by programming BLM (bit 13) in the Bandwidth Control Register (BWCR). Bypassing limiter (combined with choice of other parameters in the BWCR register) can achieve very fast lock of the output clock to the selected input reference. A side effect of the bypassing limiter is manifested through much higher intrinsic jitter. Once the bypassing is stopped, the jitter characteristics are guaranteed. The phase alignment speed default value is 56 ppm.

# 15.4 Fast Locking Mode

If very fast locking feature (i.e., locking time in order of 1 s) is desirable, the Bandwidth Control Register (BWCR) can be programmed to accommodate the feature for any selected corner frequency. In this mode, the DPLL's phase alignment speed limiter is bypassed. See Table 39, "Bandwidth Control Register (BWCR) Bits" on page 73.

Semi-fast locking mode does not bypass the internal phase alignment speed limiter, thereby maintaining phase alignment speed. This mode can be achieved by programming the SM\_FST bit in the DPLL Control Register.

In freerun mode, the DPLL does not lock to any reference. It is important that the device is not simultaneously in freerun mode (see the RCCR Register) and fast lock mode (see the BWCR Register). Otherwise, the output frame pulse may not be generated correctly.

# 15.5 Reference Monitoring

The quality of the four input reference clocks is continuously monitored by the reference monitors. There are separate reference monitor circuits for the four DPLL references. References are checked for short phase (single period) deviations as well as for frequency (multi-period) deviations with hysteresis.

The Reference Status Register (RSR) reports the status of the reference monitors. The register bits are described in Table 57 on page 88. The Reference Mask Register (RMR) allows users to ignore the monitoring features of the reference monitors. See Table 58 on page 89 for details.

### 15.6 Single Period Reference Monitoring

Values for short phase deviations (upper and lower limit) are programmable through registers. The unit of the binary values of these numbers is 100 MHz clock period (10 ns). Single period deviation limits are more relaxed than multi period limits, and are used for early detection of the reference loss, or huge phase jumps.

Registers containing the lower and upper limits of the acceptance range for the single input reference period measurement are: Reference Lower Limit Registers: R0LLR, R1LLR, R2LLR and R3LLR and the Reference Upper Limit Registers: R0ULR, R1ULR, R2ULR and R3ULR.

The default values for the upper and lower limits are shown in the following table:

Reference Frequency	Comment
8 kHz	10 UI p-p
1.544 MHz	0.3 UI p-p
2.048 MHz	0.2 UI p-p
4.096 MHz	0.2 UI p-p
8.192 MHz	0.2 UI p-p
16.384 MHz	0.2 UI p-p
19.44 MHz	0.2 UI p-p

**Table 11 - Values for Single Period Limits** 

Reference Frequency	Upper Limit (in 10 ns units)	Lower Limit (in 10 ns units)	Comment
8 kHz	ʻh2E4A	'h335C	6.4 us (10 Ulp-p of 1.544 MHz)
1.544 MHz	'h002B	'h0055	0.3 Ulp-p
2.048 MHz	'h0025	'h003B	0.2 Ulp-p
4.096 MHz	'h0011	'h001E	0.2 Ulp-p
8.192 MHz	'h0007	'h000F	0.2 Ulp-p
16.384 MHz	'h0002	'h0008	0.2 Ulp-p
19.44 MHz	'h0002	'h0007	0.2 Ulp-p

Table 12 - Default Values for Single Period Limits

# 15.7 Multiple Period Reference Monitoring

To monitor reference failure based on frequency offset, multi period checking is performed. Reference validation time is prescribed by Telcordia GR-1244-CORE and is between 10 and 30 seconds. To meet the criteria for reference validation time, the time base for multi period monitoring has to be big enough and is programmable. To implement hysteresis, the upper limits are split into near upper and far upper limits and the lower limits are split into near lower and far lower limits. The reference failure is detectable only when the reference passes far limits, but passing is not detected until the reference is within near limits. The zone between near and far limits, called the "grey zone", is required by standards and prevents unnecessary reference switching when the selected reference is close to the boundary of failure.

The monitor makes a decision about reference validity after two consecutive measurements with respect to its time base. The time base for multi-period monitoring, by default, is 10 seconds. The time base is defined in the number of reference clock cycles and is programmable.

Assuming that the evaluation time is chosen to be the same regardless of reference frequency (10 seconds), the parameters that allow hysteresis functionality also have the same values, regardless of the reference frequency. These parameters (near lower, far lower, near upper and far upper limits) are programmable.

Registers containing the multi period count are: Reference Multi-Period Counter Registers: R0MPCRL, R0MPCRU, R1MPCRL, R1MPCRU, R2MPCRL, R2MPCRU, R3MPCRL and R3MPCRU.

For the measurement length of multiple clock periods, the period count is set by the Reference Multi-Period Count Registers - Lower 16 Bits: R0MPCRL, R1MPCRL, R2MPCRL and R3MPCRL and the Reference Multi-Period Count Registers - Upper 16 Bits: R0MPCRU, R1MPCRU, R2MPCRU, and R3MPCRU.

The near upper measurement limits are set by the Multi-Period Near Upper Limit Registers, MPNULRL and MPNULRU.

The far upper measurement limits are set by the Multi-Period Far Upper Limit Registers, MPFULRL and MPFULRU.

The near lower measurement limits are set by the Multi-Period Near Lower Limit Registers, MPNLLRL and MPNLLRU.

The far lower measurement limits are set by the Multi-Period Far Lower Limit Registers, MPFLLRL and MPFLLRU.

The registers' default values upon the device reset comply to Stratum 3 when reference frequencies are 8 kHz. If MRLE (bit 2) of the DPLL Control Register (DPLLCR) is not set, all above mentioned registers for limits and counter values will be ignored and the Stratum 3 default values will be used. The values that comply to Stratum 3 for each

detected input reference frequency are used. In order to use programmed values for the monitor registers, MRLE (bit 2) has to be set, in the eventuality that values other than Stratum 3 compliant values are desired.

	Stratum 3 Default Values (in 10 ns units)
Far Upper Limit	-11.287 ppm 'h3B9A9DE8
Near Upper Limit	-9.913 ppm 'h3B9AA346
Nominal Value	0 ppm 'h3B9AC9FF
Near Lower Limit	9.913 ppm 'h3B9AF0B8
Far Lower Limit	11.287 ppm 'h3B9AF616

Table 13 - Default Multi-period Hysteresis Limits

# 16.0 Microprocessor Port

The device provides access to the internal registers, connection memories and data memories via the microprocessor port. The microprocessor port is capable of supporting both Motorola and Intel non-multiplexed microprocessors. The microprocessor port consists of a 16-bit parallel data bus (D15 - 0), 14 bit address bus (A13 - 0) and six control signals (MOT\_INTEL, CS, DS\_RD, R/W\_WR, IRQ and DTA\_RDY).

The data memory can only be read from the microprocessor port. For a data memory read operation, D7 - 0 will be used and D15 - 8 will output zeros.

For a CM\_L read or write operation, all bits (D15 - 0) of the data bus will be used. For a CM\_H write operation, D4 - 0 of the data bus must be configured and D15 - 5 are ignored. D15 - 5 must be driven either high or low. For a CM\_H read operation, D4 - 0 will be used and D15 - 5 will output zeros.

Refer to Figure 26 on page 108, Figure 27 on page 109, Figure 28 on page 110 and Figure 29 on page 111 for the microprocessor timing.

# 17.0 Device Reset and Initialization

The RESET pin is used to reset the ZL50018. When this pin is low, the following functions are performed:

- · synchronously puts the microprocessor port in a reset state
- tristates the STio0 31 outputs
- drives the STOHZ0 15 outputs to high
- preloads all internal registers with their default values (refer to the individual registers for default values)
- · clears all internal counters

### 17.1 Power-up Sequence

The recommended power-up sequence is for the  $V_{DD\_IO}$  supply (normally +3.3 V) to be established before the power-up of the  $V_{DD\_CORE}$  supply (normally +1.8 V). The  $V_{DD\_CORE}$  supply may be powered up at the same time as  $V_{DD\_IO}$ , but should not "lead" the  $V_{DD\_IO}$  supply by more than 0.3 V.

### 17.2 Device Initialization on Reset

Upon power up, the ZL50018 should be initialized as follows:

- Set the ODE pin to low to disable the STio0 31 outputs and to drive STOHZ0 15 to high
- Set the TRST pin to low to disable the JTAG TAP controller
- Reset the device by pulsing the RESET pin to zero for longer than 1 μs
- After releasing the RESET pin from low to high, wait for a certain period of time (see Note below) for the
  device to stabilize from the power down state before the first microprocessor port access can occur
- Program CKIN1 0 (bit 6 -5) in the Control Register (CR) to define the frequency of the CKi and FPi inputs
- Wait at least 500 μs prior to the next microport access (see Note below)
- Use the block programming mode to initialize the connection memory
- · Release the ODE pin from low to high after the connection memory is programmed

NOTE: If an external oscillator is used, the waiting time is  $500\,\mu s$ . Without the external oscillator, if CKi is  $16.384\,MHz$ , the waiting time is  $500\,\mu s$ ; if CKi is  $8.192\,MHz$ , the waiting time is 1ms; if CKi is  $4.096\,MHz$ , the waiting time is  $2\,ms$ .

### 17.3 Software Reset

In addition to the hardware reset from the RESET pin, the device can also be reset by using software reset. There are two software reset bits in the Software Reset Register (SRR). SRSTDPLL (bit 0) is used to reset the DPLL while SRSTSW (bit 1) resets the rest of the switch.

### 18.0 Pseudo-random Bit Generation and Error Detection

The ZL50018 has one Bit Error Rate (BER) transmitter and one BER receiver for each pair of input and output streams, resulting in 32 transmitters connected to the output streams and 32 receivers associated with the input streams. Each transmitter can generate a BER sequence with a pattern of  $2^{15}$ -1 pseudo-random code (ITU O.151). Each transmitter can start at any location on the stream and will last for a minimum of 1 channel to a maximum of 1 frame time (125  $\mu$ s). The BER receivers and transmitters are enabled by programming the RBEREN (bit 5) and TBEREN (bit 4) in the IMS register. In order to save power, the 32 transmitters and/or receivers can be disabled. (This is the default state.)

Multiple connection memory locations can be programmed for BER tests such that the BER patterns can be transmitted for multiple consecutive output channels. If consecutive input channels are not selected, the BER receiver will not compare the bit patterns correctly. The number of output channels which the BER pattern occupies has to be the same as the number of channels defined in the BER Length Register (BRLR) which defines how many BER channels are to be monitored by the BER receiver.

For each input stream, there is a set of registers for the BER test. The registers are as follows:

- BER Receiver Control Register (BRCR) ST[n]CBER (bit 1) is used to clear the Bit Receiver Error Register (BRER). ST[n]SBER (bit 0) is used to enable the per-stream BER receiver.
- BER Receiver Start Register (**BRSR**) ST[n]BRS7 0 (bit 7 0) defines the input channel from which the BER sequence will start to be compared.
- BER Receiver Length Register (**BRLR**) ST[n]BL8 0 (bit 8 0) define how many channels the sequence will last. Depending on the data rate being used, the BER test can last for a maximum of 32, 64, 128 or 256 channels at the data rates of 2.048, 4.096, 8.192 or 16.384 Mbps, respectively. The minimum length of the BER test is a single channel. The user must take care to program the correct channel length for the BER test so that the channel length does not exceed the total number of channels available in the stream.

BER Receiver Error Register (BRER) - This read-only register contains the number of counted errors. When
the error count reaches 0xFFFF, the BER counter will stop updating so that it will not overflow. ST[n]CBER
(bit 1) in the BER Receiver Control Register is used to reset the BRER register.

For normal BER operation, CMM (bit 0) must be 1 in the Connection Memory Low (CM\_L). PCC1 - 0 (bits 2 - 1) in the Connection Memory Low must be programmed to "10" to enable the per-stream based BER transmitters. For each stream, the length (or total number of channels) of BER testing can be as long as one whole frame, but the channels MUST be consecutive. Upon completion of programming the connection memory, the corresponding BER receiver can be started by setting ST[n]SBER (bit 0) in the BRCR to high. There must be at least 2 frames (250 µs) between completion of connection memory programming and starting the BER receiver before the BER receiver can correctly identify BER errors. A 16 bit BER counter is used to count the number of bit errors.

# 19.0 PCM A-law/μ-law Translation

The ZL50018 provides per-channel code translation to be used to adapt pulse code modulation (PCM) voice or data traffic between networks which use different encoding laws. Code translation is valid in both Connection Mode and Message Mode.

In order to use this feature, the Connection Memory High (CM\_H) entry for the output channel must be programmed.  $\overline{V/D}$  (bit 4) defines if the traffic in the channel is voice or data. Setting ICL1 - 0 (bits 3 - 2) programs the input coding law and OCL1 - 0 (bits 1- 0) programs the output coding law as shown in Table 14.

The	different	2242	ontions	
i ne	different	code	obtions	are:

Input Coding (ICL1- 0)	Output Coding (OCL1 - 0)	Voice Coding (V/D bit = 0)	Data Coding (V/D bit = 1)
00	00	ITU-T G.711 A-law	No code
01	01	ITU-T G.711 μ-law	Alternate Bit Inversion (ABI)
10	10	A-law without Alternate Bit Inversion (ABI)	Inverted Alternate Bit Inversion (ABI)
11	11	μ-law without Magnitude Inversion (MI)	All bits inverted

Table 14 - Input and Output Voice and Data Coding

For voice coding options, the ITU-T G.711 A-law and ITU-T G.711  $\mu$ -law are the standard rules for encoding. A-law without Alternate Bit Inversion (ABI) is an alternative code that does not invert the even bits (6, 4, 2, 0).  $\mu$ -law without Magnitude Inversion (MI) is an alternative code that does not perform inversion of magnitude bits (6, 5, 4, 3, 2, 1, 0).

When transferring data code, the option "no code" does not invert the bits. The Alternate Bit Inversion (ABI) option inverts the even bits (6, 4, 2, 0) while the Inverted Alternate Bit Inversion (ABI) inverts the odd bits (7, 5, 3, 1). When the "All bits inverted" option is selected, all of the bits (7, 6, 5, 4, 3, 2, 1, 0) are inverted.

The input channel and output channel encoding law are configured independently. If the output channel coding is set to be different from the input channel, the ZL50018 performs translation between the two standards. If the input and output encoding laws are set to the same standard, no translation occurs. As the  $\overline{V}/D$  (bit 4) of the Connection Memory High (CM\_H) must be set on a per-channel basis, it is not possible to translate between voice and data encoding laws.

# 20.0 Quadrant Frame Programming

By programming the Stream Input Quadrant Frame Registers (SIQFR0 - 31), users can divide one frame of input data into four quadrant frames and can force the LSB or MSB of every input channel in these quadrants to one or zero for robbed-bit signaling. The four quadrant frames are defined as follows:

Data Rate	Quadrant 0	Quadrant 1	Quadrant 2	Quadrant 3
2.048 Mbps	Channel 0 - 7	Channel 8 - 15	Channel 16 - 23	Channel 24 - 31
4.096 Mbps	Channel 0 - 15	Channel 16 - 31	Channel 32 - 47	Channel 48 - 63
8.192 Mbps	Channel 0 - 31	Channel 32 - 63	Channel 64 - 95	Channel 96 - 127
16.384 Mbps	Channel 0 - 63	Channel 64 - 127	Channel 128 - 191	Channel 192 - 255

Table 15 - Definition of the Four Quadrant Frames

When the quadrant frame control bits, STIN[n]Q3C2 - 0 (bit 11 - 9), STIN[n]Q2C2 - 0 (bit 8 - 6), STIN[n]Q1C2 - 0 (bit 5 - 3) or STIN[n]Q1C2 - 0 (bit 2 - 0), are set, the LSB or MSB of every input channel in the quadrant is forced to "1" or "0" as shown by the following table:

STIN[n]Q[y]C[2:0]	Action
0xx	Normal Operation
100	Replaces LSB of every channel in Quadrant y with '0'
101	Replaces LSB of every channel in Quadrant y with '1'
110	Replaces MSB of every channel in Quadrant y with '0'
111	Replaces MSB of every channel in Quadrant y with '1'
<b>Note:</b> y = 0, 1, 2, 3	

**Table 16 - Quadrant Frame Bit Replacement** 

Note that Quadrant Frame Programming and BER reception cannot be used simultaneously on the same input stream.

# 21.0 JTAG Port

The JTAG test port is implemented to meet the mandatory requirements of the IEEE-1149.1 (JTAG) standard. The operation of the boundary-scan circuitry is controlled by an external Test Access Port (TAP) Controller.

## 21.1 Test Access Port (TAP)

The Test Access Port (TAP) accesses the ZL50018 test functions. It consists of three input pins and one output pin as follows:

- Test Clock Input (TCK) TCK provides the clock for the test logic. TCK does not interfere with any on-chip clock and thus remains independent in the functional mode. TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrently with the operation of the device and without interfering with the on-chip logic.
- Test Mode Selection Inputs (TMS) The TAP Controller uses the logic signals received at the TMS input to control test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to high when it is not driven from an external source.

- **Test Data Input (TDi)** Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. The registers are described in a subsequent section. The received input data is sampled at the rising edge of the TCK pulse. This pin is internally pulled to high when it is not driven from an external source.
- **Test Data Output (TDo)** Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or test data register are serially shifted out towards TDo. The data from TDo is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDo driver is set to a high impedance state.
- Test Reset (TRST) Resets the JTAG scan structure. This pin is internally pulled to high when it is not driven from an external source.

## 21.2 Instruction Register

The ZL50018 uses the public instructions defined in the IEEE-1149.1 standard. The JTAG interface contains a four-bit instruction register. Instructions are serially loaded into the instruction register from the TDi when the TAP Controller is in its shifted-OR state. These instructions are subsequently decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current and to define the serial test data register path that is used to shift data between TDi and TDo during data register scanning.

# 21.3 Test Data Registers

As specified in the IEEE-1149.1 standard, the ZL50018 JTAG interface contains three test data registers:

- The Boundary-Scan Register The Boundary-Scan register consists of a series of boundary-scan cells arranged to form a scan path around the boundary of the ZL50018 core logic.
- The Bypass Register The Bypass register is a single stage shift register that provides a one-bit path from TDi to TDo.
- The Device Identification Register The JTAG device ID for the ZL50018 is 0C36214BH

Version	<31:28>	0000
Part Number	<27:12>	1100 0011 0110 0010
Manufacturer ID	<11:1>	0001 0100 101
LSB	<0>	1

### 21.4 BSDL

A Boundary Scan Description Language (BSDL) file is available from Zarlink Semiconductor to aid in the use of the IEEE-1149.1 test interface.

# 22.0 Register Address Mapping

Address A13 - A0	CPU Access	Register Name	Abbreviation	Reset By
0000 <sub>H</sub>	R/W	Control Register	CR	Switch/Hardware
0001 <sub>H</sub>	R/W	Internal Mode Selection Register	IMS	Switch/Hardware
0002 <sub>H</sub>	R/W	Software Reset Register	SRR	Hardware Only
0003 <sub>H</sub>	R/W	Output Clock and Frame Pulse Control Register	OCFCR	DPLL/Hardware
0004 <sub>H</sub>	R/W	Output Clock and Frame Pulse Selection Register	OCFSR	DPLL/Hardware
0005 <sub>H</sub>	R/W	FPo_OFF0 Register	FPOFF0	DPLL/Hardware
0006 <sub>H</sub>	R/W	FPo_OFF1 Register	FPOFF1	DPLL/Hardware
0007 <sub>H</sub>	R/W	FPo_OFF2 Register	FPOFF2	DPLL/Hardware
0010 <sub>H</sub>	R Only	Internal Flag Register	IFR	Switch/Hardware
0011 <sub>H</sub>	R Only	BER Error Flag Register 0	BERFR0	Switch/Hardware
0012 <sub>H</sub>	R Only	BER Error Flag Register 1	BERFR1	Switch/Hardware
0013 <sub>H</sub>	R Only	BER Receiver Lock Register 0	BERLR0	Switch/Hardware
0014 <sub>H</sub>	R Only	BER Receiver Lock Register 1	BERLR1	Switch/Hardware
0040 <sub>H</sub>	R/W	DPLL Control Register	DPLLCR	DPLL/Hardware
0041 <sub>H</sub>	R/W	Reference Frequency Register	RFR	DPLL/Hardware
0042 <sub>H</sub>	R/W	Centre Frequency Register - Lower 16 Bits	CFRL	DPLL/Hardware
0043 <sub>H</sub>	R/W	Centre Frequency Register - Upper 10 Bits	CFRU	DPLL/Hardware
0044 <sub>H</sub>	R/W	Software Delta Frequency Register	SWDFR	DPLL/Hardware
0045 <sub>H</sub>	R Only	Frequency Offset Register	FOR	DPLL/Hardware
0046 <sub>H</sub>	R/W	Frequency Locking Range Register	FLRR	DPLL/Hardware
0047 <sub>H</sub>	R/W	Lock Detector Threshold Register	LDTR	DPLL/Hardware
0048 <sub>H</sub>	R/W	Lock Detector Interval Register	LDIR	DPLL/Hardware
0049 <sub>H</sub>	R/W	Slew Rate Limit Register	SRLR	DPLL/Hardware
004A <sub>H</sub>	R/W	Bandwidth Control Register	BWCR	DPLL/Hardware
004B <sub>H</sub>	R/W	Reference Change Control Register	RCCR	DPLL/Hardware
004C <sub>H</sub>	R Only	Reference Change Status Register	RCSR	DPLL/Hardware
004E <sub>H</sub>	R/W	Multi-period Near Upper Limit Register - Lower 16 Bits	MPNULRL	DPLL/Hardware

Table 17 - Address Map for Registers (A13 = 0)

004F <sub>H</sub>	R/W	Multi-period Near Upper Limit Register - Upper 16 Bits	MPNULRU	DPLL/Hardware
0050 <sub>H</sub>	R/W	Multi-period Far Upper Limit Register - Lower 16 Bits	MPFULRL	DPLL/Hardware
0051 <sub>H</sub>	R/W	Multi-period Far Upper Limit Register - Upper 16 Bits	MPFULRU	DPLL/Hardware
0052 <sub>H</sub>	R/W	Multi-period Near Lower Limit Register - Lower 16 Bits	MPNLLRL	DPLL/Hardware
0053 <sub>H</sub>	R/W	Multi-period Near Lower Limit Register - Upper 16 Bits	MPNLLRU	DPLL/Hardware
0054 <sub>H</sub>	R/W	Multi-period Far Lower Limit Register - Lower 16 Bits	MPFLLRL	DPLL/Hardware
0055 <sub>H</sub>	R/W	Multi-period Far Lower Limit Register - Upper 16 Bits	MPFLLRU	DPLL/Hardware
0056 <sub>H</sub>	R/W	Reference 0 Multi-period Count Register - Lower 16 Bits	ROMPCRL	DPLL/Hardware
0057 <sub>H</sub>	R/W	Reference 0 Multi-period Count Register - Upper 16 Bits	R0MPCRU	DPLL/Hardware
0058 <sub>H</sub>	R/W	Reference 0 Upper Limit Register	R0ULR	DPLL/Hardware
0059 <sub>H</sub>	R/W	Reference 0 Lower Limit Register	R0LLR	DPLL/Hardware
005A <sub>H</sub>	R/W	Reference 1 Multi-period Count Register - Lower 16 Bits	R1MPCRL	DPLL/Hardware
005B <sub>H</sub>	R/W	Reference 1 Multi-period Count Register - Upper 16 Bits	R1MPCRU	DPLL/Hardware
005C <sub>H</sub>	R/W	Reference 1 Upper Limit Register	R1ULR	DPLL/Hardware
005D <sub>H</sub>	R/W	Reference 1 Lower Limit Register	R1LLR	DPLL/Hardware
005E <sub>H</sub>	R/W	Reference 2 Multi-period Count Register - Lower 16 Bits	R2MPCRL	DPLL/Hardware
005F <sub>H</sub>	R/W	Reference 2 Multi-period Count Register - Upper 16 Bits	R2MPCRU	DPLL/Hardware
0060 <sub>H</sub>	R/W	Reference 2 Upper Limit Register	R2ULR	DPLL/Hardware
0061 <sub>H</sub>	R/W	Reference 2 Lower Limit Register	R2LLR	DPLL/Hardware
0062 <sub>H</sub>	R/W	Reference 3 Multi-period Count Register - Lower 16 Bits	R3MPCRL	DPLL/Hardware
0063 <sub>H</sub>	R/W	Reference 3 Multi-period Count Register - Upper 16 Bits	R3MPCRU	DPLL/Hardware
0064 <sub>H</sub>	R/W	Reference 3 Upper Limit Register	R3ULR	DPLL/Hardware
0065 <sub>H</sub>	R/W	Reference 3 Lower Limit Register	R3LLR	DPLL/Hardware
0066 <sub>H</sub>	R Only	Interrupt Register	IR	DPLL/Hardware
0067 <sub>H</sub>	R/W	Interrupt Mask Register	IMR	DPLL/Hardware
0068 <sub>H</sub>	R/W	Interrupt Clear Register	ICR	DPLL/Hardware
0069 <sub>H</sub>	R Only	Reference Status Register	RSR	DPLL/Hardware
006A <sub>H</sub>	R/W	Reference Mask Register	RMR	DPLL/Hardware
006B <sub>H</sub>	R Only	Reference Frequency Status Register	RFSR	DPLL/Hardware
006C <sub>H</sub>	R/W	Output Jitter Control Register	OJCR	DPLL/Hardware
0100 <sub>H</sub> - 011F <sub>H</sub>	R/W	Stream Input Control Registers 0 - 31	SICR0 - 31	Switch/Hardware

Table 17 - Address Map for Registers (A13 = 0) (continued)

0120 <sub>H</sub> - 013F <sub>H</sub>	R/W	Stream Input Quadrant Frame Registers 0 - 31	SIQFR0 - 31	Switch/Hardware
0200 <sub>H</sub> - 021F <sub>H</sub>	R/W	Stream Output Control Registers 0 - 31	SOCR0 - 31	Switch/Hardware
0300 <sub>H</sub> - 031F <sub>H</sub>	R/W	BER Receiver Start Registers 0 - 31	BRSR0 - 31	Switch/Hardware
0320 <sub>H</sub> - 033F <sub>H</sub>	R/W	BER Receiver Length Registers 0 - 31	BRLR0 - 31	Switch/Hardware
0340 <sub>H</sub> - 035F <sub>H</sub>	R/W	BER Receiver Control Registers 0 - 31	BRCR0 - 31	Switch/Hardware
0360 <sub>H</sub> - 037F <sub>H</sub>	R Only	BER Receiver Error Registers 0 - 31	BRER0 - 31	Switch/Hardware

Table 17 - Address Map for Registers (A13 = 0) (continued)

# 23.0 Detailed Register Description

	al Read/ Value: 0	Write Addre 000 <sub>H</sub>	ess: 0000	O <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	SLV_ DPLLEN	OPM 1	OPM 0	CKi_ LP	FPIN POS	CKINP	FPINP	CKIN 1	CKIN 0	VAR EN	MBPE	OSB	MS1	MS0

Bit	Name			Description								
15 - 14	Unused	Reserved.	In normal functiona	al mode, these bits MUS	<b>T</b> be set to zero.							
13	SLV_ DPLLEN	When this by When this by When SLV CKi and FF REF[3:0]).	it is low, DPLL is doing it is high and OSC DPLLEN is set in in CKo[5:4] and Fin this mode of o	(ignored in Master Modisabled in Slave modeEN = 1, the DPLL is er Slave mode, CKo[3:0] 'Po[5] are locked to the peration, the DPLL reta [3:0] output signals. Sletails.	nabled in Slave mode and FPo[3:0] are ge selected input refer ains its functionality,	nerated from ence (one of including the						
12 - 11	OPM1 - 0	Operation These bits "ZL50018 C	are used to set	the device in Master/S n page 37 for more deta	lave operation. Refe ils.	er to Table 7,						
10	CKi_LP	When this be when this be and FPo2 re CKIN1 - 0	oit is low, CKi and Foit is high, CKi and espectively, and C (bits 6 - 5) of this	red in Slave mode) FPi are used as input pin FPi are internally loop Ki pin and FPi pin sho register should be pro n page 37 for more deta	ed back from CKo2 ( uld be tied low or hig grammed to be 00.	gh externally;						
9	FPINPOS	When this b	Input Frame Pulse (FPi) Position When this bit is low, FPi straddles frame boundary (as defined by ST-BUS). When this bit is high, FPi starts from frame boundary (as defined by GCI-Bus)									
8	CKINP	When this b		illing edge aligns with the ising edge aligns with the								
7	FPINP	When this		arity ut frame pulse FPi has frame pulse FPi has the								
6 - 5	CKIN1 - 0	Input Clock	(CKi) and Frame	Pulse (FPi) Selection								
			CKIN1 - 0	FPi Active Period	CKi							
			00	61 ns	16.384 MHz							
			01	122 ns	8.192 MHz							
			10	244 ns	4.096 MHz							
			11	Reser	ved							
				4M1 pins, as described e input clock mode.	in "Pin Description" o	n page 13,						

Table 18 - Control Register (CR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	SLV_ DPLLEN	OPM 1	OPM 0	CKi_ LP	FPIN POS	CKINP	FPINP	CKIN 1	CKIN 0	VAR EN	MBPE	OSB	MS1	MS0
	_	T													
Bit	N	ame						De	scripti	on					
4	VA	AREN	When	ole Dela this bit this bit	is low	, the va	<b>able</b> ariable d ariable	delay mo delay m	ode is o	disable enable	d on a ed on a	device a device	-wide l e-wide	oasis. basis.	
3	M	BPE	When	this bit m the c	is high	għ, the	ning Er connecemory.	ction me	emory is low,	block   the me	orogra emory	mming block p	mode rogram	is ena	abled mode
2	C	DSB					bit enal							erial c	utput
				RESET Pin		STSW SRR)	ODE Pin	OSB Bit		STio0 - :	31	S	STOHZ0	- 15	
				0		Χ	Х	Х	HiZ		Driven Hi		Driven High		
				1		1	X	Χ		HiZ		Driven High		ligh	
				1		0	0	Х		HiZ			Driven High		
				1		0	1	0		HiZ			Driven F		
				1		0	1	1	(Cor	Active ntrolled b		(Co	Active ntrolled		
				Unused 0 - 31 (			ıms are	tristate	d (STio	= HiZ,	STOF	łZ = Dri	ven Hi	gh). R	efer t
I - O	MS	S1 - 0					se two b			select	conne	ection m	nemory	/ low, o	conne
				N	ИS1 -	0			Memo	ry Sele	ction				
					00		С	onnecti	on Mer	mory L	ow Rea	ad/Write	<del></del>		
					01		С	onnection	on Mer	nory H	igh Re	ad/Write	е	1	
					10				Data M	lemory	Read			1	
									Juliu IVI	CITIOTY	rtcaa				

Table 18 - Control Register (CR) Bits (continued)

Reset Va			u1000	s: 0001	н											
15	14	13	12	2 1	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	(	0	0	0	STIO_ PD_EN	BDH	BDL	RBER EN	TBER EN	BPD 2	BPD 1	BPD 0	MBPS
	1															
Bit	١	Name								Descr	iption					
15 - 9	U	nused		Res	erve	<b>d.</b> In i	norma	al functio	nal mod	de, thes	e bits N	<b>IUST</b> b	e set t	o zero	-	
8	ST	IO_PD EN	)_	Whe	en thi		s low,	able the pull- n, the pul				•				
7		BDH		Bi-d	lirect	tional	Con	trol for S	Streams	s 16-31						
								BDH	ST	io16 - 3	31 Oper	ation				
								0	S	Ti16-3	operation are inp are ou	outs				
								1	STi16	6-31 tie	nal oper d low in re bi-dir	iternally				
6		BDL		Bi-d	lirect	tional	Con	trol for S	Streams	s <b>0-15</b>						
								BDL	ST	io0 - 1	5 Opera	ation				
								0		STi0-15	operation are inp	uts				
								1	STid	-15 tied	nal oper d low int e bi-dire	ternally				
5	RE	BEREN	٧	Whe	n thi	eceiv s bit i UST	s low,	all the E	BER rec	eivers a	are disa	ıbled. T	o enat	ole any	BER	receivers
4	TE	BEREN	١	Whe	n th	is bit	is lo	w, all th	ne BER ne high.	transr	nitters	are dis	abled.	To e	nable	any BER
3 - 1	BF	PD2 - (	)	tion MBF to hi Mem	BS Transmitter Enable en this bit is low, all the BER transmitters are disabled. To enable any BER asmitters, this bit MUST be high.  Ock Programming Data These bits refer to the value to be loaded into the connection memory, whenever the memory block programming feature is activated. After the PE bit in the Control Register is set to high and the MBPS bit in this register is set high, the contents of the bits BPD2 - 0 are loaded into bits 2 - 0 of the Connection mory Low. Bits 15 - 3 of the Connection Memory Low and bits 15 - 0 of Connection mory High are zeroed.											

Table 19 - Internal Mode Selection Register (IMS) Bits

Bit	Name	Description
0	MBPS	Memory Block Programming Start A zero to one transition of this bit starts the memory block programming function. The MBPS and BPD2 - 0 bits in this register must be defined in the same write operation. Once the MBPE bit in the Control Register is set to high, the device requires two frames to complete the block programming. After the programming function has finished, the MBPS bit returns to low, indicating the operation is completed. When MBPS is high, MBPS or MBPE can be set to low to abort the programming operation. Whenever the microprocessor writes a one to the MBPS bit, the block programming function is started. As long as this bit is high, the user must maintain the same logical value to the other bits in this register to avoid any change in the device setting.

Table 19 - Internal Mode Selection Register (IMS) Bits (continued)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	SRST	SRS

Bit	Name	Description
15 - 2	Unused	Reserved. In normal functional mode, these bits MUST be set to zero.
1	SRSTSW	Software Reset Bit for Switch When this bit is low, data switching blocks are in normal operation. When this bit is high, data switching blocks are in software reset state. Refer to Table 17, "Address Map for Registers (A13 = 0)" on page 52 for details regarding which registers are affected.
0	SRSTDPLL	Software Reset Bit for DPLL When this bit is low, the DPLL block is in normal operation. When this bit is high, the DPLL block is in software reset state. Refer to Table 17, "Address Map for Registers (A13 = 0)" on page 52 for details regarding which registers are affected.

Table 20 - Software Reset Register (SRR) Bits

15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0 0	0	0	0	0	FPOF2 EN	FPOF1 EN	FPOF0 EN	CKO5 EN	CKO4 EN	CKO FPO3 EN	CKO FPO2 EN	CKO FPO1 EN	CKO FPOO EN
Bit	Nam	е						Descr	iption					
15 - 9	Unus	ed	Rese	rved.	In norr	mal funct	tional mo	de, thes	e bits <b>N</b>	IUST be	e set to	zero.		
8	FPOF2	2EN	When	FPo_OFF2/FPo5 Enable When this bit is high, output frame pulse FPo_OFF2/FPo5 is enabled. When this bit is low, output frame pulse FPo_OFF2/FPo5 is in high impedance state.										
7	FPOF1	EN	When	FPo_OFF1 Enable When this bit is high, output frame pulse FPo_OFF1 is enabled. When this bit is low, output frame pulse FPo_OFF1 is in high impedance state.										
6	FPOF	)EN	When	this b	<b>Enab</b> liit is hi	gh, outp	ut frame t frame p	pulse FF oulse FP	Po_OFF o_OFF(	0 is ena	abled. igh imp	edance	e state.	
5	CKO5	EN	When	this b	it is hi it is lo	w, outpu	ut clock ( t clock C er mode (	Ko5 is ir	n high in	npedan	ce state	e. PLLEN :	set.	
4	CKO4	EN	CKo4 When			gh, outp	ut clock (	CKo4 is	enabled	I.				

When this bit is low, output clock CKo4 is in high impedance state.

CKOFPO3

ΕN

CKOFPO2

ΕN

CKOFPO1

ΕN

CKOFPO0

ΕN

**CKo3 and FPo3 Enable** 

CKo2 and FPo2 Enable

**CKo1 and FPo1 Enable** 

CKo0 and FPo0 Enable

3

2

1

0

CKo4 is available in Master mode or in Slave mode with SLV DPLLEN set.

When this bit is high, output clock CKo3 and output frame pulse FPo3 are enabled. When this bit is low, CKo3 and FPo3 are in high impedance state.

When this bit is high, output clock CKo2 and output frame pulse FPo2 are enabled. When this bit is low, CKo2 and FPo2 are in high impedance state.

When this bit is high, output clock CKo1 and output frame pulse FPo1 are enabled. When this bit is low, CKo1 and FPo1 are in high impedance state.

When this bit is high, output clock CKo0 and output frame pulse FPo0 are enabled. When this bit is low, CKo0 and FPo0 are in high impedance state.

Table 21 - Output Clock and Frame Pulse Control Register (OCFCR) Bits

	al Read/ Value: 0	Write Add	dress	: 0004	1 <sub>H</sub>											
15	14	13	12	2	11	10	9	8	7	6	5	4	3	2	1	0
CKO4 P	CKO4 SEL	CKO FPO3 SEL1	CK FP( SEI	O3	CKO3 P	FPO3 P	FPO3 POS	CKO2 P	FPO2 P	FPO2 POS	CKO1 P	FPO1 P	FPO1 POS	CKO0 P	FPO0 P	FPO0 POS
Bit		Name								Descri	ption					
15		CKO4F	)	Wh bou fran	en thundary	is bit v. Whe undary	is low, n this l	Polarit the obit is hi	utput c gh, the	lock C outpu	t clock	CKo4	rising	edge a	ligns w	
14	C	KO4SE	L	Wh Wh	en thi en thi	s bit is s bit is	low, th high, tl	Frequence outpure outp	t clock ut clock	CKo4 i CKo4	s 2.048 is 1.54	4 MHz.		LLEN s	set.	
13 - 1	_   ~	KOFPO SEL1 -			tput (		(CKo3)	) Frequ	ency a	and Ou	ıtput F	rame	Pulse	(FPo3)	Pulse	Cycle
								FPO3 1 - 0		FPo3		С	Ko3			
							0	0		244 ns	3	4.09	6 MHz			
							0	1		122 ns	3	8.19	2 MHz			
							1	0		61 ns		16.3	84 MH	<u>z</u>		
							1	1		30 ns		32.7	68 MHz	<u>z</u>		
11		CKO3F	>	Wh bou	en th undary	is bit	is low, n this	Polarit the o	utput c	lock C						
10	10 FPC		•	Wh	en thi	s bit is	low, the	( <b>FPo3)</b> e outpune outpu	t frame	pulse F	Po3 h					
9	9 FPO3		S	Wh	en thi	s bit is	low, FF	( <b>FPo3)</b> Po3 stra Po3 sta	ıddles f	rame b						
8		CKO2F	)	Wh bou	en th undary	is bit	is low, n this	Polarit the or bit is hi	utput c	lock C						
7		FPO2F	)	Wh	en thi	s bit is	low, the	( <b>FPo2)</b> e outpune outpu	t frame	pulse f	Po2 h					

Table 22 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits

	al Read/\ Value: 00	Write Add	lress: (	0004 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKO4 P	CKO4 SEL	CKO FPO3 SEL1	CKO FPO3 SEL0	3 P	FPO3 P	FPO3 POS	CKO2 P	FPO2 P	FPO2 POS	CKO1 P	FPO1 P	FPO1 POS	CKO0 P	FPO0 P	FPO0 POS
Bit		Name							Descri	ption					
6	FI	PO2PO	١.	Output F When thi When thi	s bit is	low, FF	o2 stra	addles f	rame b						).
5		CKO1P	1	Output ( When th boundary frame bo	is bit` ⁄. Whe	is low, n this l	the o	utput c	lock C						
4		FPO1P	١	Output F When thi When thi	s bit is	low, the	outpu	t frame	pulse F	Po1 ha					
3	FI	PO1PO	١.	<b>Output F</b> When thi When thi	s bit is	low, FF	o1 stra	addles f	rame b						).
2		CKO0P	1	Output ( When th boundary frame bo	is bit ` /. Whe	is low, n this l	the o	utput c	lock C						
1		FPO0P	١	<b>Output F</b> When thi When thi	s bit is	low, the	e outpu	t frame	pulse F	Po0 ha					
0	FI	PO0PO	١ ا	<b>Output F</b> When thi When thi	s bit is	low, FF	o0 stra	addles f	rame b						).
Note: II	n Divideo CKo[5:4]	d Slave r are avai	nodes, lable ii	, CKo3 - 1 n Master n	cannot node or	exceed f in Slave	requenc mode w	y of CKi. ith SLV_	DPLLEN	I set.					

Table 22 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits (continued)

		ead/Writ ie: 0000		ess: 00	)05 <sub>H</sub> - 00	07 <sub>H</sub>									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	FP19 EN	FOF[n] OFF7	FOF[n] OFF6	FOF[n] OFF5	FOF[n] OFF4	FOF[n] OFF3	FOF[n] OFF2	FOF[n] OFF1	FOF[n] OFF0	FOF[n] C1	FOF[n] C0
Bit		Naı	me						De	escription	on				

15 - 11	Unused	Reserved.	. In normal f	unctional mode, these l	bits <b>MUST</b> be set	to zero.	
10	FP19EN	This bit is When this 19.44MHz	a reserved bit is high, without cha	se Output Enable. (Fo bit for FPo_OFF0 and FPo_OFF2 is negative nnel offset. Po_OFF2 is output fran	d FPo_OFF1, and ve frame pulse of	MUST be	esponding to
9 - 2	FOF[n]OFF7 - 0	The binary		Offset ese bits refers to the confiset values depend of		•	frame bound-
1 - 0	FOF[n]C1 - 0	FPo_OFF	[n] Control	bits.			
		FOF[n]C 1-0	Data Rate (Mbps)	FPo_OFF[n] Pulse Cycle Width	FOF[n]OFF7 - 0 Permitted Channel Offset	Polarity Control	Position Control
		00	2.048	one 4.096 MHz clock	0 - 31	FPO0P	FPO0POS
		01	4.096	one 8.192 MHz clock	0 - 63	FPO1P	FPO1POS
		10	8.192	one 16.384 MHz clock	0 - 127	FPO2P	FPO2POS
		11	16.384	one 16.384 MHz clock	0 - 255	FPO2P	FPO2POS

Note: [n] denotes output offset frame pulse from 0 to 2.

Table 23 - FPo\_OFF[n] Register (FPo\_OFF[n]) Bits




Table 24 - Internal Flag Register (IFR) Bits - Read Only

gramming is corrected.

than the maximum capacity of 2048, in which case the input channels beyond the maximum capacity should be disabled. This bit will be cleared automatically after pro-

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BER F15	BER F14	BER F13	BER F12	BER F11	BER F10	BER F9	BER F8	BER F7	BER F6	BER F5	BER F4	BER F3	BER F2	BER F1	BER F0
Bit		Nam	16						г	)escri <sub>l</sub>	ntion					
15 -		BERF				Flag[n s high,	-	cates t	hat BE		•	Error R	egister	r [n] (B	RER[n	]) is no

Table 25 - BER Error Flag Register 0 (BERFR0) Bits - Read Only

		Read/Writ		ess: 0001	12 <sub>H</sub>												
110	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	BER F31	BER F30	BER F29	BER F28	BER F27	BER F26	BER F25	BER F24	BER F23	BER F22	BER F21	BER F20	BER F19	BER F18	BER F17	BER F16	
Bit	t	Nan								Descri	ption						
15 -	0	BERF	-[n]	If BE zero.		s high	, it indi						Ū	\	-	ı]) is no	
Note:				<u> </u>													

Table 26 - BER Error Flag Register 1 (BERFR1) Bits - Read Only

		Read Add alue: 0000 <sub>l</sub>		0013 <sub>H</sub>													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	BER L15		BER L13	BER L12	BER L11	BER L10	BER L9	BER L8	BER L7	BER L6	BER L5	BER L4	BER L3	BER L2	BER L1	BER L0	
Bi	t	Nam	ne						I	Descri	ption						
15 -	0	BERL	_[n]	If BE		s high,	ock[n] it indicitindication					-	-		I.		
Note:	[n] de	enotes inp	ut strea	am from	0 - 15.												

Table 27 - BER Receiver Lock Register 0 (BERLR0) Bits - Read Only

		ead Addue: 0000		0014 <sub>H</sub>												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BER L31	BER L30	BER L29	BER L28	BER L27	BER L26	BER L25	BER L24	BER L23	BER L22	BER L21	BER L20	BER L19	BER L18	BER L17	BER L16
Bit	t	Nam	ne							Descri	ption					
15 -	0	BERL	_[n]	If BE	RL[n] i	•	it indi				eiver o	-	-		I.	

Table 28 - BER Receiver Lock Register 1 (BERLR1) Bits - Read Only

Note: [n] denotes input stream from 16 - 31.

		ead/Write Add e: 0000 <sub>H</sub>	ress: 00	)40 <sub>H</sub>											
15	14	1 13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	LIN_ RES	SM_ FST	0	SWF	SWE	MRLE	RFRE	DPLL _IRM
			<u> </u>												
Bit		Name							Descri	ption					
15-8	3	Unused	Re	served	. In nor	mal fur	nctiona	I mode,	these	bits <b>M</b> (	<b>JST</b> be	set to z	ero.		
7		LIN_RES	mu trar Wh trar reg	Itiplicat nsfer as en this nsfer ch ister).	ion will s per B' bit is naracte	be use WCR re low, no ristics.	ed to de egister on-linea (Only h	etermine for sma or phase nigh jitte	e the jit all and l e multip er ampli	ter trar arge jit olication itudes f	nsfer ch ter amp n will be	aracteri blitude). e used ne jitter	·	ollow the	he jitter
6		SM_FST	ena use Wh	abled, a ed even en this	allowing if the l bit is	g the F OPLL s low, the	ast Fre lew rat e FFL3	equency e limite 5 - 0 bit	/ Lock r is not	(FFL3 bypass BWC	- 0) bits sed.	s in the	BWCR	registe	node is er to be Bypass
5		Unused	Re	served	. In nor	mal fur	nctiona	l mode,	, this bit	MUS1	Γbe set	to zero	-		

Table 29 - DPLL Control Register (DPLLCR) Bits

	al Read Value: 0	/Write Ad 000 <sub>H</sub>	dress: 00	)40 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	LIN_ RES	SM_ FST	0	SWF	SWE	MRLE	RFRE	DPLL _IRM
Bit		Name							Descri	ption					
4	DPLL is in freerun mode (the FDM1 - 0 bits of the RCCR register are ='11'), the s slow control mode is enabled. The DPLL outputs will stabilize to delta frequency of Software Delta Frequency Register (SWDFR), after programmed internal DF response and phase alignment speed (phase slope) time.  When this bit is high, the SWE bit is high, and the DPLL is in freerun mode, the sfast control mode is enabled. The DPLL outputs will reach the delta frequency of Software Delta Frequency Register (SWDFR), immediately after writing Software Delta Frequency Register, therefore allowing external software filt phase alignment speed (phase slope) limiters to be used. This case will usually very frequent updating of the SWDFR register.  When the SWE bit is low or the DPLL is not in freerun mode, this bit is ignored.  SWE Software Mode Enable Bit. When this bit is low, the Software Delta Frequency II										), the so lency co nal DPL e, the so lency co writing are filte usually	oftware ontents L filter oftware ontents to the rs and			
3		When the SWE bit is low or the DPLL is not in freerun mode, this bit is ignored.											en this nabled,		
2		MRLE	ignoset reg follo	ored ar up the isters o owing	nd the Se DPLL content register	Stratum L's refe s are or s are	3 defa rence used to affecte	ult valu monitor contro d: RnU	ie for earing fur of the illustration the illustration in the illu	ach det nctions. monitoi nLLR,	is low, to tected received to the contract of	eference this bis ctionalis RL, Rr	e frequent is highty of the high market market with the high market market market market market market market m	ency is unity in, the reduced to the contract of the contract	used to monitor e. The IULRL,
1		RFRE	valı bit	use use	d in the	DPLL	comes	from a	opropri	ate refe	s bit is erence f from Re	requen	cy detec	ctor. Wh	en this
0		DPLL_ IRM	stat	e. Whe	en this	bit is hi	gh, the	DPLL	module	is in th	ne DPLL ne powe g mode.	r savin			

Table 29 - DPLL Control Register (DPLLCR) Bits (continued)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3F2	R3F1	R3F0	R2F2	R2F1	R2F0	R1F2	R1F1	R1F0	R0F2	R0F1	R0F0
ı		l I		l I										I	
Bit	N	ame						D	escrip	tion					
15-12	Ur	nused	1	erved ormal fu	nction	al mode	e, these l	oits <b>M</b>	<b>UST</b> be	e set to	zero.				
11 - 9	R3	F2 - 0	Whe		FRE I	oit of th	Bits ne DPLL hen the f							d to se	lect tl
						R3F2	R3F1	R3		REF 3	Input F	-	СУ		
						0	0	C			8 kHz				
						0	0	1			1.544 N				
						0	1	C			2.048 N				
						0	1	1			4.096 M				
						1	0	C			8.192 N				
						1	0	1			16.384 N				
						1	1	C			19.44 M				
						1	1	1			Reserv	ed			
	1			rence 2				CR re	aister	is high	. these	bits a	re use	d to se	lect t
8 - 6	R2	F2 - 0	Whe REF	n the R 2 input	reque	ncy. W	hen the I	RFRE	bit is lo	ow, the	se bits	are ign	ored.		1001 1
8 - 6	R2	F2 - 0	Whe REF	n the R 2 input	reque	ncy. W R2F2	hen the I	RFRE R2	bit is lo	ow, the	se bits Input F	are ign	ored.		
8 - 6	R2	F2 - 0	Whe REF	n the R 2 input	reque	ncy. W	hen the I	RFRE	bit is lo	ow, the	se bits	requenc	ored.		ioot t
8 - 6	R2	F2 - 0	Whe REF	n the R 2 input	reque	ncy. W R2F2	hen the I R2F1	RFRE R2	bit is lo	ow, the	se bits Input F 8 kHz 1.544 N	are ignerequence z IHz	ored.		
8 - 6	R2	F2 - 0	Whe REF	n the R 2 input	reque	ncy. W R2F2 0	R2F1	RFRE R2	F0	ow, the	se bits and the second	are ignerequence.  IHz  IHz	ored.		
8 - 6	R2	F2 - 0	Whe REF	n the R	reque	0 0 0 0	R2F1 0 0 1	RFRE R2	bit is lo	ow, the	se bits and the second	are ignorequence z IHz IHz IHz	ored.		
8 - 6	R2	F2 - 0	Whe	n the R	reque	ncy. W R2F2 0 0 0 0	R2F1 0 0 1 1	RFRE R2 C C C C C C C C C C C C C C C C C C	bit is lo	ow, the	se bits 2 Input F 8 kHz 1.544 M 2.048 M 4.096 M 8.192 M	are ignorequence z IHz IHz IHz IHz	ored.		
8 - 6	R2	F2 - 0	Whe REF	n the R	reque	0 0 0 0	R2F1 0 0 1	RFRE R2	bit is lo	ow, the	se bits and the second	are ignorequence z IHz IHz IHz IHz	ored.		

Table 30 - Reference Frequency Register (RFR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3F2	R3F1	R3F0	R2F2	R2F1	R2F0	R1F2	R1F1	R1F0	R0F2	R0F1	R0F0
						1			1.2.0						
Bit	N	ame						D	escrip	tion					
5 - 3	R1	F2 - 0	Whe		RFRE	bit of th	Bits ne DPLI hen the							d to se	lect th
						R1F2	R1F1	R1	F0	REF 1	Input F	requen	СУ		
						0	0	(	)		8 kH	Z			
						0	0		1		1.544 N				
						0	1		)		2.048 N				
						0	1		1		4.096 N				
						1	0		)		8.192 N				
						1	0		1		16.384 N				
						1	1		)		19.44 N				
						1	1		1		Reserv	ed			
2 - 0	R0	F2 - 0	Whe	erence ( en the F 0 input	RFRE in the freque	bit of the	Bits ne DPLL hen the R0F1	RFRE	egister bit is lo	ow, the	se bits	are ign	ored.	d to se	lect t
						R0F2				KEF U		requen	Э		
						0	0	(			8 kH				
						0	0		1		1.544 N 2.048 N				
						0	1		1		2.048 IV 4.096 N				
					-	1	0		)		4.096 N 8.192 N				
							U	1 '	,		U. 132 IV	11 14			
						1	0	,	1	1	6 384 N	ЛΗσ			
						1	0		1		16.384 N				

Table 30 - Reference Frequency Register (RFR) Bits (continued)

External Reset Va			ess: 004	2 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CFN 15	CFN 14	CFN 13	CFN 12	CFN 11	CFN 10	CFN 9	CFN 8	CFN 7	CFN 6	CFN 5	CFN 4	CFN 3	CFN 2	CFN 1	CFN 0
Bit	N	ame						D	escrip	tion					
15 - 0	CEN	N15 - 0	Cent	er Fred	auenc,	/ Numb	er (CF	N) Lov	ver 16	Bits: T	he tota	l binary	value	of thes	e bits

following formula:

 $f_{OUT} = \frac{CFN}{2^{26}} \times f_{MCLK}$  where,  $f_{OUT}$  is desired output center frequency, while  $f_{MCLK}$  is frequency of DPLL master clock. For given master clock frequency of 100MHz, and desired output center frequency of 65.536MHz, the CFN has the value of:

and the CFRU register bits defines the output center frequency number according to the

CFN = 
$$2^{26} \times \frac{65.536 \text{MHz}}{100 \text{MHz}} = 2^{26} \times 0.65536 = 43980465 = 29\text{F}16\text{B}1\text{H}$$

The register contents should be changed only if compensation for input oscillator (or crystal) frequency offset is required. e.g. if master clock frequency is off by +20 ppm (100.002 MHz -> 5 times multiplied c20i

CFN = 
$$2^{26} \times \frac{65.536 \text{MHz}}{100.002 \text{MHz}} = 2^{26} \times 0.65534689 = 43979585 = 29\text{F}1341\text{H}$$

The default value of this register **SHOULD NOT** be changed in any other circumstances.

Table 31 - Centre Frequency Register - Lower 16 Bits (CFRL)

of 20.0004 MHz), the CFN should be programmed to be:

Bit	Name	Description
15 - 10	Unused	Reserved. In normal functional mode, these bits MUST be set to zero.
9 - 0	CFN25 - 16	Center Frequency Number (CFN) Upper 10 Bits  The total binary value of these bits and the CFRL register bits represents the center frequency number (CFN) explained under CFRL register bits explanation.  The default value of this register should be changed only if compensation for input oscillator (or crystal) frequency offset is required, and SHOULD NOT be changed in any other circumstances.

Table 32 - Centre Frequency Register - Upper 10 Bits (CFRU)

	l Read/W alue: 000		ess: 004	4 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	SDF 14	SDF 13	SDF 12	SDF 11	SDF 10	SDF 9	SDF 8	SDF 7	SDF 6	SDF 5	SDF 4	SDF 3	SDF 2	SDF 1	SDF 0

Bit	Name	Description
15	Unused	Reserved. In normal functional mode, this bit MUST be set to zero.
14 - 0	SDF14 - 0	Software Delta Frequency Bits: When the SWE bit in the DPLLCR register is high and the DPLL is in freerun mode (the FDM1-0 bits of the RCCR register are ='11'), the binary value of these bits represents the targeted deviation of the DPLL output from its center frequency (delta frequency). Depending on the SWF bit in the DPLLCR register, the deviation will be met immediately or after programmed filter response and phase alignment speed (phase slope) time. When the SWE bit in the DPLLCR register is low or the DPLL is not in freerun mode, these bits are ignored. Defined in same units as CFN in the 2's complement format.

Note: Note: examples of programming: if +10 ppm is desired output frequency, the SDF14-0 should be: CFN x 0.00001 = 440 = 01B8<sub>H</sub> if -10 ppm is desired output frequency, the SDF14-0 should be: CFN x (-0.00001) = -440 = 7E48<sub>H</sub>

Table 33 - Software Delta Frequency Register (SWDFR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	FOF FOF 13		FOF 12	FOF 11	FOF 10	FOF 9	FOF 8	FOF 7	FOF 6	FOF 5	FOF 4	FOF 3	FOF 2	FOF 1	FOF 0
Bit	t Name Description														
15	Unused Reserved. In normal functional mode, this bit is zero.														
14 - 0	FOF14 - 0  Frequency Offset Bits: The binary value of these bits represents the current devored of the DPLL output from its center frequency. Defined in same units as CFN in the complement format.  In the software fast mode these bits do not represent frequency offset since the infilter and phase alignment speed (phase slope) limiter are not used.								e 2's						

Table 34 - Frequency Offset Register (FOR) Bits - Read Only

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	FLR 13	FLR 12	FLR 11	FLR 10	FLR 9	FLR 8	FLR 7	FLR 6	FLR 5	FLR 4	FLR 3	FLR 2	FLR 1	FLR 0		
Bit	Sit Name			Description													
15 - 14	4 Unused Reserved. In normal functional mode, these bits MUST be set to zero.																
13 - 0	FLR13 - 0  Frequency Lock Range Bits: If not in the limiter bypass mode, the binary value of these bits defines the maximum allowed deviation of the DPLL output from its center frequency. If the DPLL limiter bypass is set in the Bandwidth Control Register, the DPLL output frequency can exceed the value specified by these bits, since the proportional value of reference-to-feedback difference is predominant to the integration value in that case. Defined in same units as CFN (unsigned).																

Table 35 - Frequency Locking Range Register (FLRR) Bits

External Reset Va			ess: 004	7 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LDT 15	LDT 14	LDT 13	LDT 12	LDT 11	LDT 10	LDT 9	LDT 8	LDT 7	LDT 6	LDT 5	LDT 4	LDT 3	LDT 2	LDT 1	LDT 0

Bit	Name	Description
15 - 0	LDT15 - 0	Lock Detect Threshold Bits The binary value of these bits defines the upper limit of the absolute phase from the phase detector output for lock detection. When the value of the absolute phase is less than or equal to LDT for duration of time defined by the LDIR register, the DPLL locks. When the value of the absolute phase is greater than LDT for duration of time defined by the LDIR register divided by 256, the DPLL does not lock.

Note: LDT should be calculated as per the maximum expected amplitude of jitter on the active input reference using the following formula:

LDT = 
$$\frac{\text{MAX EXP JITTER (ns)}}{15.2 \text{ (ns)}} \times 2$$

Example: If maximum expected jitter amplitude on 2.048 MHz reference is 10UI (i.e.,  $10 \times 488$ . ns = 4882 ns) (assuming the jitter frequency where DPLL attenuation is big), the LDT should be programmed to be (4882/15.2) x  $2 = 642 = 0282_H$ 

Table 36 - Lock Detector Threshold Register (LDTR) Bits

External Read/Write Address: 0048<sub>H</sub> Reset Value: 2C00<sub>H</sub> 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 LDI 15 13 12 10 6 5 3 2 0

Bit	Name	Description
15 - 0	LDI15 - 0	Lock Detector Interval Bits  The binary value of these bits defines the time interval that the output phase detector must be below the lock detect threshold to declare lock. Unsigned representation of the LDI bits is defined in 4 ms intervals.

Table 37 - Lock Detector Interval Register (LDIR) Bits

External F				9 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	SRL         SRL <td>_</td> <td>SRL 1</td> <td>SRL 0</td>								_	SRL 1	SRL 0		
L			12   11   10   9   8   7   6   5   4   3   2   1   0												
Bit	Na	ame						D	escrip	tion					
15 - 13	Un	used	Rese	erved.	In norm	nal func	tional r	node, t	hese b	its MUS	ST be s	et to ze	ero.		
12 - 0	SRL	.12 - 0	phas	Reserved. In normal functional mode, these bits MUST be set to zero.  Slew Rate Limit Bits: The binary value of these bits defines the maximum rate of DPLL phase change (phase slope), where the phase represents difference between the input reference and output feedback clock. Defined in same units as CFN (unsigned).											
Note: The	defaul	t value is	s ±56 pp	m ('h09	9F/CFN	= 56 pp	m).								

Table 38 - Slew Rate Limit Register (SRLR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	BLM	FLF_ QS	FLC 3	FLC 2	FLC 1	FLC 0	FFL 3	FFL 2	FFL 1	FFL 0	LPF 3	LPF 2	LPF 1	LPF 0
									_						
Bit	N	ame						ט	escrip	tion					
15 - 14	Unused Reserved. In normal functional mode, these bits MUST be set to zero.														
13	E	BLM	Bypass Limiter Bit: When this bit is high, the DPLL slew rate limiter is bypassed (ignored). In combination with FLF_QS, FLC3 - 0, FFL3 - 0 and LPF3 - 0 bits, causes fast locking of the DPLL output clocks to the selected reference.  When this bit is low, the DPLL performs normal lock following the slew rate limit defined in the slew rate limit register (SRLR).												
12	FLI	<ul> <li>(ignored). In combination with FLF_QS, FLC3 - 0, FFL3 - 0 and LPF3 - 0 bits, causes fast locking of the DPLL output clocks to the selected reference.         When this bit is low, the DPLL performs normal lock following the slew rate limit defined in the slew rate limit register (SRLR).     </li> <li>Fast Lock Frequency Quick Stabilization Bit: This bit is used to control speed of internal frequency stabilization.         When this bit is high, the DPLL internal frequency will quickly stabilize to the appropriate value, allowing very fast storage of holdover frequency value.         When this bit is low, the internal frequency value will be reached over normal locking time</li> </ul>													
	value, allowing very fast storage of holdover frequency value.														

Table 39 - Bandwidth Control Register (BWCR) Bits

External Read/Write Address: 004A<sub>H</sub> Reset Value: 0002<sub>H</sub> (see Note) 9 7 5 3 2 0 13 12 11 10 8 6 4 1 LPF LPF 0 BLM FLF FLC FLC FLC FLC FFL **FFL FFL** LPF LPF **FFL** QS 3 2 0 3 0 3 2 0

Bit	Name				De	escription	
7 - 4	FFL3 - 0	bit in the D speed of th speed grad output freq	PLLCR read the DPLL of the that in uency. The	egister is houtput cloo ternal fred ne bigger t	nigh, value ks to the a quency val he value, t	e of these bactive input lue, used i the faster the	this register is high or when SM_FS pits (unsigned) represents fast locking reference. The value also represent holdover mode, reaches the DPL ne locking. these bits are ignored.
3 - 0	LPF3 - 0	Low Pass	Filter Co	ntrol Bits	: Define th	e DPLL lov	w pass filter corner frequency.
			LPF3	LPF2	LPF1	LPF0	CORNER FREQUENCY OF DPLL FILTER
		_	0	0	0	0	0.47 Hz
			0	0	0	1	0.95 Hz
			0	0	1	0	1.9 Hz
			0	0	1	1	3.8 Hz
			0	1	0	0	7.6 Hz
			0	1	0	1	15.2 Hz
			0	1	1	0	30.4 Hz
			0	1	1	1	60.7 Hz
			1	0	0	0	121 Hz
			1	0	0	1	243 Hz
			1	0	1	0	486 Hz
			1	0	1	1	971 Hz
		[	1	1	0	0	1.94 kHz
			1	1	0	1	3.88 kHz
			1	1	1	0	7.77 kHz
			1	1	1	1	15.54 kHz

Note 1: The default corner frequency (-3 dB point) of the low pass filter is 1.9 Hz.

Note 2: To set fast lock mode, it is recommended to program the register bits as follows: LPF3-0 ->'h8, unless a specific filter response (low pass filter characteristic) is required FFL3-0 ->'hF, FLC3-0 ->'hF, if significant amount of jitter is not present on the active reference input FLF\_QS -> 1 BLM -> 1

Note 3: In fast lock mode, it is important that the device is not also in freerun mode (see the RCCR Register). Otherwise, the output frame pulse may not be generated correctly.

Note 4: If the selected reference is 8 kHz, LPF3 - 0 should not be chosen to have corner frequency higher than 1/10 of the carrier frequency, or 800Hz (i.e. bits LPF3 - 0 should have a value equal to or smaller than 1010).

Note 5: When the FFL3 - 0 bits are used in normal locking mode (when the BLM bit is not set and the SM\_FST bit in the DPLLCR register is set), the DPLL locking time increases as the unsigned binary representation of FFL3 - 0 value increases, maintaining given phase alignment speed (phase slope). The DPLL peaking, which is limited by some standards, increases as well, so the FFL3 - 0 must be chosen with respect to given standard requirements.

Table 39 - Bandwidth Control Register (BWCR) Bits (continued)

External Reset Va	alue: 00	000 <sub>H</sub>													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	MTR	PRS 1	PRS 0	PMS 2	PMS 1	PMS 0	FDM 1	FDM 0
Bit	N	ame							Descrip	tion					
15 - 8	Ur	nused	Rese	rved.	. In norr	mal fun	ctiona	mode,	these b	its MUS	ST be s	et to ze	ero.		
7	N	/ITR	refere main value	MTIE Reset: When this bit is low, the MTIE circuit applies a phase offset between the reference input clock and the DPLL output clock and the phase offset value maintained. When this bit is high, MTIE circuit is in its reset state and the phase offset value is reset to zero, causing alignment of the DPLL output clocks to nearest edge of the selected input reference.  Preferred Reference Selection Bits: These bits select the preferred reference from on											alue is e offset
6 - 5	PR	S1 - 0	of the	Preferred Reference Selection Bits: These bits select the preferred reference from one of the input references. They are used only if the PMS2-0 bits are set to 001. Otherwise, these bits are ignored.											
						PRS1		PRS0	PREF	ERRED I SELEC		NCE			
						0		0		REI	<del>-</del> 0				
						0		1		REI	<del>-</del> 1				
						1		0		REI	-2				
						1		1		REI	<del>-</del> 3				
4 - 2	PM	S2 - 0	Prefe	erenc	e Mode	Selec	tion B	its: The	se bits	select o	one of t	he pref	erence	modes	 S:
					PMS2	PI	MS1	PMS0		PREFE	RENCE	MODE			
					0		0	0		No	Prefere	nce			
					0		0	1	Pre	eference the	as per th		of		
					0		1	0		F	orce REF	-0			
					0		1	1		F	orce REF	<del>-</del> 1			
					1		0	0		F	orce REF	-2			
					1		0	1			orce REF				
						110	- 111				Reserve	t			
			autor see S	natic	state m n 12.1.	achine	will on	eferred in ly switch tic Refe	n betwe	en two	referer	nces (a	s per Ta	able 8).	Please

Table 40 - Reference Change Control Register (RCCR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	MTR	PRS 1	PRS 0	PMS 2	PMS 1	PMS 0	FDM 1	FDM 0
				Description											
Bit	N	ame		Description											
				<b>Description</b> Force DPLL Timing Mode: These bits force the DPLL into one of the valid timing modes.											
- 0	FDI	M1 - 0			L Timi	ng Mo	ode: Th	iese bi	ts forc	e the l	OPLL i	nto on	e of th	e valid	d timi
- 0	FDI	M1 - 0				ng Mo	ode: Th			e the I		nto on	e of th	e valid	d timi
- 0	FDI	M1 - 0			F				DPLL		MODE	nto on	e of th	e valid	d timi
- 0	FDI	M1 - 0			F	DM1	FDM0		DPLL	TIMING	MODE c	nto on	e of th	e valid	d timii
- 0	FDI	M1 - 0			F	DM1 0	FDM0		DPLL	TIMING Automati	MODE c	nto on	e of th	e valid	d timi

Table 40 - Reference Change Control Register (RCCR) Bits (continued)

Externa	al Read	Only Add	dress: 00	4C <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	SLM	LST	RFR2	RFR1	RFR0	RES1	RES0	DPM1	DPM0
Bit	N	lame		Description											
15 - 9	Ur	nused	Res	erved.	In norr	nal fund	ctional	mode,	these b	its are	zero.				
8		SLM	diffe	rence b	etwee	n the ir	put an	d outpu	ıt clock				•		•
7	ı	SLM Slew Rate Limiter Status Bit: If the device sets this bit to high, the DPLL phase difference between the input and output clocks is changing at the slew rate limit defined in the Slew Rate Limit Register (SRLR).  Lock Status Bit: If the device sets this bit to high, while the LDTR and LDIR registers are programmed properly, the DPLL output clocks are locked to the selected input reference. If this bit is low, the DPLL output clocks are not yet locked to the selected input reference.													

Table 41 - Reference Change Status Register (RCSR) Bits - Read Only

			dress: 00			_	_	_	_	-	_	_	-		_
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	SLM	LST	RFR2	RFR1	RFR0	RES1	RES0	DPM1	DPM0
D.,	Τ.	•							<b></b>	4					
Bit	ı	lame							Descrip	tion					
6 - 4	RF	R2 - 0							<b>ts:</b> The erence						of the
					RFR:	2 RF	FR1	RFR0	F Se	requer elected	ncy of the Refere	ne nce			
					0		0	0		8	кНz				
					0		0	1		1.54	4 MHz				
					0		1	0			3 MHz				
					0		1	1			6 MHz				
					1		0	0			2 MHz				
					1		0	1			4 MHz				
					1		1	0			4 MHz				
					1		1	1		Res	erved				
3 - 2	RE	S1 - 0							ese bits d by the			ch one	of the	four re	ferenc
						RES1	RE	:S0	Input R	eferenc	e in us	е			
						0	(	)		REF 0					
						0	•	1		REF 1					
						1	(	)		REF 2					
						1		1		REF 3					
1 - 0	DF	PM1 - 0	DPL	L Tim	ing Mo	de Sta	tus Bi	ts: The	se bits i	ndicate	the DF	PLL's ti	ming m	ode sta	tus.
						DPM1	DP	MO D	PLL Tir	ming M	ode Sta	ate			
						0	(	)		MTIE					
						0	-	1		Norma	I				
							+-,	· -		Holdove	\r				
						1		)	ı	TOIGOV	<b>5</b> 1				

External Reset Va		/rite Addı 46 <sub>H</sub> (Note		·Ε <sub>Η</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MNU 15	MNU 14	MNU 13	MNU 12	MNU 11	MNU 10	MNU 9	MNU 8	MNU 7	MNU 6	MNU 5	MNU 4	MNU 3	MNU 2	MNU 1	MNU 0
Bit	N	lame							Descrip	tion					

Bit Name Description

15 - 0 MNU15 - 0 Multiple-Period Near Upper Limit Bits: Total binary value of these bits and the MPNULRU register bits defines the near upper limit for the multiple period count of any reference input, minus 1. The unit of the binary value is measured in 100 MHz clock periods.

Note 1: The default value represents near upper limit for all reference frequencies, which is +9.913 ppm (Stratum 3 compliant value), regardless of the reference frequency.

Note 2: The name 'upper' is based on frequency.

Table 42 - Multi-period Near Upper Limit Register - Lower 16 Bits (MPNULRL)

	al Read/W /alue: 3B			lF <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MNU 31	MNU 30	MNU 29	MNU 28	MNU 27	MNU 26	MNU 25	MNU 24	MNU 23	MNU 22	MNU 21	MNU 20	MNU 19	MNU 18	MNU 17	MNU 16

Bit	Name	Description
15 - 0	MNU31 - 16	Multiple-Period Near Upper Limit Bits: Total binary value of these bits and the MPNULRL register bits defines the near upper limit for the multiple period count of any reference input, minus 1. The unit of the binary value is measured in 100 MHz clock periods.

Note 1: The default value represents near upper limit for all reference frequencies, which is +9.913 ppm (Stratum 3 compliant value), regardless of the reference frequency.

Note 2: The name 'upper' is based on frequency.

Table 43 - Multi-period Near Upper Limit Register - Upper 16 Bits (MPNULRU)

	al Read/W Value: 9I			60 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MFU 15	MFU 14	MFU 13	MFU 12	MFU 11	MFU 10	MFU 9	MFU 8	MFU 7	MFU 6	MFU 5	MFU 4	MFU 3	MFU 2	MFU 1	MFU 0

Bit	Name	Description
15 - 0	MFU15 - 0	<b>Multiple-Period Far Upper Limit Bits:</b> Total binary value of these bits and the MPFULRU register bits defines the far upper limit for the multiple period count of any reference input, <b>minus 1</b> . The unit of the binary value is measured in 100 MHz clock periods.

Note 1: The default value represents far upper limit for all reference frequencies, which is +11.287 ppm (Stratum 3 compliant value), regardless of the reference frequency.

Note 2: The name 'upper' is based on frequency.

Table 44 - Multi-period Far Upper Limit Register - Lower 16 Bits (MPFULRL)

	al Read/W /alue: 3B9			51 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MFU 31	MFU 30	MFU 29	MFU 28	MFU 27	MFU 26	MFU 25	MFU 24	MFU 23	MFU 22	MFU 21	MFU 20	MFU 19	MFU 18	MFU 17	MFU 16

Bit	Name	Description
15 - 0	MFU31 - 16	Multiple-Period Far Upper Limit Bits: Total binary value of these bits and the MPFULRL register bits defines the far upper limit for the multiple period count of any reference input, minus 1. The unit of the binary value is measured in 100 MHz clock periods.

Note 1: The default value represents far upper limit for all reference frequencies, which is +11.287 ppm (Stratum 3 compliant value), regardless of the reference frequency.

Note 2: The name 'upper' is based on frequency.

Table 45 - Multi-period Far Upper Limit Register - Upper 16 Bits (MPFULRU)

External Reset Va				52 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MNL 15															
Bit	Name Description														
15 - 0 MNL15 - 0 Multiple-Period Near Lower Limit Bits: Total binary value of these bits and the MPNLLRU register bits defines the near lower limit for the multiple period count of any reference input, minus 1. The unit of the binary value is measured in 100 MHz clock															
15 - 0	MN	IL15 - 0	MF ref	PNLLRI	J regist	ter bits	defines	the ne	ar lowe	er limit f	or the i	multiple	e period	d count	of any

Table 46 - Multi-period Near Lower Limit Register - Lower 16 Bits (MPNLLRL)

Note 2: The name 'lower' is based on frequency.

External Reset V		/rite Add 39A <sub>H</sub> (No		053 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MNL 31	MNL 30	MNL 29	MNL 28	MNL 27	MNL 26	MNL 25	MNL 24	MNL 23	MNL 22	MNL 21	MNL 20	MNL 19	MNL 18	MNL 17	MNL 16
	Bit Name Description														
Bit															
15 - 0															
Note 1:				oresents n the refere			r all refe	rence fre	equencie	s, which	n is -9.91	3 ppm (	Stratum	3 compl	ant
Note 2:	The na	ame 'low	er' is l	based on f	requenc	y.									

Table 47 - Multi-period Near Lower Limit Register - Upper 16 Bits (MPNLLRU)

		Vrite Add 16 <sub>H</sub> (Not		54 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MFL 15	MFL 14	MFL 13	MFL 12	MFL 11	MFL 10	MFL 9	MFL 8	MFL 7	MFL 6	MFL 5	MFL 4	MFL 3	MFL 2	MFL 1	MFL 0
Bit															
15 - 0	MF	L15 - 0	MF	PFLLRU	J regist	ter bits	define	s the f	ar lowe	er limit	for the	multip	le perio	od cou	and the nt of any Hz clock

Note 1: The default value represents far lower limit for all reference frequencies, which is -11.287 ppm (Stratum 3 compliant value), regardless of the reference frequency.

Note 2: The name 'lower' is based on frequency.

periods.

Table 48 - Multi-period Far Lower Limit Register - Lower 16 Bits (MPFLLRL)

	al Read/V Value: 3E			55 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MFL 31	MFL 30	MFL 29	MFL 28	MFL 27	MFL 26	MFL 25	MFL 24	MFL 23	MFL 22	MFL 21	MFL 20	MFL 19	MFL 18	MFL 17	MFL 16

Bit	Name	Description
15 - 0	MFL31 - 16	<b>Multiple-Period Far Lower Limit Bits:</b> Total binary value of these bits and the MPFLLRL register bits defines the far lower limit for the multiple period count of any reference input, <b>minus 1</b> . The unit of the binary value is measured in 100 MHz clock periods.

Note 1: The default value represents far lower limit for all reference frequencies, which is -11.287 ppm (Stratum 3 compliant value), regardless of the reference frequency.

Note 2: The name 'lower' is based on frequency.

Table 49 - Multi-period Far Lower Limit Register - Upper 16 Bits (MPFLLRU)

		Write Ad 87F <sub>H</sub> (se			005A <sub>H</sub> , 00	05E <sub>H</sub> , 00	62 <sub>H</sub>								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MC[n] 15	MC[n] 14	MC[n] 13	MC[n] 12	MC[n] 11	MC[n] 10	MC[n] 9	MC[n] 8	MC[n] 7	MC[n] 6	MC[n] 5	MC[n]	MC[n]	MC[n]	MC[n] 1	MC[n]
Bit	Name Description														
15 - 0	MC[r (n =	n]15 - 0 = 0 - 3)	RnM	1PCRU	registe	er bits o		the nu	mber o	f refere	ence clo	ock per	iods to	be me	nd the easured

Note 1: The default value represents lower bits of multi-period count for 8kHz input frequency, calculated to have 10 seconds observation time.

Note 2: When the MRLE bit of DPLLCR register is low, these registers are ignored. Depending on reference frequency (detected or programmed through the Reference Frequency Register), the following values are used instead:

'h387F - if reference frequency is 8 kHz

'h987F - if reference frequency is 1.544 MHz

'h7FFF - if reference frequency is 2.048 MHz

'hFFFF - if reference frequency is 4.096 MHz, 8.192 MHz or 16.384 MHz

'h4EFF - if reference frequency is 19.44 MHz

Table 50 - Multi-period Count Register - Lower 16 Bits (RnMPCRL) Bits, (n = 0 - 3)

		Write Ad 001 <sub>H</sub> (se			005B <sub>H</sub> , 0	05F <sub>H</sub> , 00	63 <sub>H</sub>								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MC[n] 31	MC[n] 30	MC[n] 29	MC[n] 28	MC[n] 27	MC[n] 26	MC[n] 25	MC[n] 24	MC[n] 23	MC[n] 22	MC[n] 21	MC[n] 20	MC[n] 19	MC[n] 18	MC[n] 17	MC[n] 16
Bit	Name  Description  MC[n]31 - 16 Reference n Multi-period Count Bits: Total binary value of these bits and the														
15 - 0	MC[n]31 - 16 (n = 0 - 3)  Reference n Multi-period Count Bits: Total binary value of these bits and the RnMPCRL register bits defines the number of reference clock periods to be measured for the multi-period frequency check for the REFn input monitoring, minus 1.  The default value represents lower bits of multi-period count for 8 kHz input frequency, calculated to have 10 seconds														
Note 1:		efault val vation tim		esents lo	wer bits	of multi-	period c	ount for	8 kHz in	put freq	uency, c	alculated	d to have	10 seco	onds
Note 2:	or prog 'h0001 'h00EE 'h0138 'h0270 'h04E1 'h09C3	the MRI grammed - if refe 3 - if refe 5 - if refe 1 - if refe 3 - if refe 5 - if refe 6 - if refe	I through rence from the frence from the from th	h the Re equency equency equency equency equency	ference is 8 kHz is 1.544 is 2.048 is 4.096 is 8.192 is 16.38	Frequen : 4 MHz 6 MHz 6 MHz 2 MHz 84 MHz		-	-		-			uency (d	etected

Table 51 - Multi-period Count Register - Upper 16 Bits (RnMPCRU) Bits, (n = 0 - 3)

	al Read/ Value: 2l				05C <sub>H</sub> , 0	060 <sub>H</sub> , 00	64 <sub>H</sub>								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UL[n] 15	UL[n] 14	UL[n] 13	UL[n] 12	UL[n] 11	UL[n] 10	UL[n] 9	UL[n] 8	UL[n] 7	UL[n] 6	UL[n] 5	UL[n] 4	UL[n] 3	UL[n] 2	UL[n] 1	UL[n] 0
Bit	5 - 0 UL[n]15 - Reference n Single Period Upper Limit Bits: The binary value of these bits defines the														
15 - 0															
Note 1: Note 2:	When or prog 'h2E4A 'h002B 'h0025 'h0011 'h0007 'h0002		E bit of I through p of 1.54 p) - if re p) - if re p) - if re p) - if re p) - if re	DPLLCR the Ref 44 MHz i ference ference ference ference ference	registe erence f .e. 6.4 µ frequenc frequence frequence frequence frequence	r is low, Frequences) - if recy is 1.5 by is 2.0-by is 4.09 by is 8.19 by is 16.3	these re cy Regis ference 44 MHz 48 MHz 96 MHz 92 MHz 384 MHz	gisters a ter), the frequenc	re ignor followin	ed. Depo g values	ending o	n refere	nce freq	uency (d	detected

Table 52 - Upper Limit Register (RnULR) Bits, (n = 0 - 3)

Note 3: The name 'upper' is based on frequency.

		Write Add 35C <sub>H</sub> (see			005D <sub>H</sub> , 00	061 <sub>H</sub> , 00	65 <sub>H</sub>								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LL[n] 15	LL[n] 14	LL[n] 13	LL[n] 12	LL[n] 11	LL[n] 10	LL[n] 9	LL[n] 8	LL[n] 7	LL[n] 6	LL[n] 5	LL[n] 4	LL[n] 3	LL[n] 2	LL[n] 1	LL[n] 0
,															
Bit	N	ame							escrip	tion					
15 - 0	<u> </u>														
Note 1:	The def	ault valu	e repres	sents lim	it for 8 k	Hz inpu	t freque	ncy, whic	h is -6.4	l μs (-10	UI <sub>p-p</sub> o	f 1.544 ľ	лHz).		
Note 2:	or prog 'h335C 'h0055 'h003B 'h001E 'h000F 'h0008	the MRLI rammed (10Ulp-p (0.3Ulp-p (0.2Ulp-p (0.2Ulp-p (0.2Ulp-p (0.2Ulp-p (0.2Ulp-p	through o of 1.54 o) - if re p) - if re p) - if re p) - if re o) - if re	the Ref 4 MHz i ference ference ference ference ference	erence F .e. 6.4 µ frequenc frequenc frequenc frequenc frequenc	requences) - if recy is 1.5 by is 2.0 by is 2.0 by is 4.0 by is 8.1 by is 16.	cy Regis ference 44 MHz 48 MHz 96 MHz 92 MHz 384 MHz	ter), the frequenc	following	g values	_			uency (c	detected
Note 3:	The nai	me 'lowe	r' is bas	ed on fr	equency										

Table 53 - Lower Limit Register (RnLLR) Bits, (n = 0 - 3)

Exteri	nal Read	Only Add	dress: 00	66 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	LCI	RCI	HOI	SLI

Bit	Name	Description
15 - 4	Unused	Reserved. In normal functional mode, these bits is zero.
3	LCI	Lock Change Interrupt Bit: If the device sets this bit to high, the device lock status has changed.
2	RCI	Reference Change Interrupt Bit: If the device sets this bit to high, the selected reference has changed.
1	HOI	<b>Holdover Interrupt Bit:</b> If the device sets this bit to high, the device has entered or recovered from the holdover/MTIE mode.
0	SLI	Slew Rate Limit Interrupt Bit: If the device sets this bit to high, the device phase status has changed from perspective of changing at the slew rate limit.

Note 1: If any of these bits are set, the interrupt output will become active unless the Interrupt Mask Register (IMR) has a high value for that particular bit.

Note 2: Any of these bits can be cleared by setting the appropriate bit in the Interrupt Clear Register.

Table 54 - Interrupt Register (IR) Bits - Read Only

External Rea	ad/Write Addr	ess: 006	67 <sub>H</sub>											
15 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0 0	0	0	0	0	0	0	0	0	0	LIM	RIM	HIM	SIM
Bit	Name						D	escrip	tion					
15 - 4	Unused	Res	erved.	In norr	mal fun	ctional	mode,	these	bits <b>M</b> (	<b>JST</b> be	set to	zero.		
3	LIM	<b>Loci</b> inter		rupt N	lask B	Bit: Wh	en this	s bit is	high,	it mas	ks the	lock s	status	change
2	RIM		rence		ge Inte	rrupt I	Mask E	it: Wh	en this	bit is h	nigh, it	masks	the ref	ference
1	HIM	Hold inter		nterru	pt Mas	k Bit:	When	this bit	is higl	n, it ma	asks th	e holdo	over er	ntry/exit
0	SIM	Slev		Limite	er Inter	rupt N	lask B	it: Whe	en this	bit is h	nigh, it	masks	the sle	ew rate

Table 55 - Interrupt Mask Register (IMR) Bits

External Reset Va		Vrite Addr 00 <sub>H</sub>	ess: 006	68 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	ICB 3	ICB 2	ICB 1	ICB 0
Bit Name Description															
15 - 4	ι	Jnused	Re	eserve	<b>d.</b> In no	ormal fu	unction	al mod	e, thes	e bits <b>I</b>	MUST I	oe set t	o zero.		
3 - 0	10	CB3 - 0	со	rrespoi	nding I	bit in	the Int	errupt		er (IR	). The	Interru	ipt Cle	ar Re	lear the gister is to 0.

Table 56 - Interrupt Clear Register (ICR) Bits

Extern	al Rea	d Only Add	dress	: 0069 <sub>H</sub>											
15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
R3 FML	R3 FMU	R3 FL	R: Fl		R2 FMU	R2 FL	R2 FU	R1 FML	R1 FMU	R1 FL	R1 FU	R0 FML	R0 FMU	R0 FL	R0 FU
Bit		Name							Descrip	otion					
15		R3FML	-	input RI	nce 3 Mu EF3 fails sis Limit	the mu	ulti-peri	od lowe							
14		R3FMU	J	input F	nce 3 Mo REF3 fa eriod Hys	ils the	e multi	-period	upper						
13		R3FL		input F	nce 3 Sin REF3 fa eriod Hys	ils the	e single	e-perio	d lowe						
12		R3FU		input F	nce 3 Sin REF3 fa eriod Hys	ils the	single	e-period	d uppe						
11		R2FML	-	input RI	nce 2 Mu EF2 fails sis Limit	the mu	ulti-peri	od lowe							
10		R2FMU	J	input F	nce 2 Mu REF2 fa eriod Hys	ils the	e multi	-period	upper						
9		R2FL		input R	nce 2 Si EF2 fails Limits" o	the si	ngle-pe								
8		R2FU		input R	nce 2 Si EF2 fails Limits" o	the si	ngle-pe								•
7		R1FML	-	input RI	nce 1 Mu EF1 fails sis Limit	the mu	ulti-peri	od lowe							•
6		R1FMU	J	input F	nce 1 Mu REF1 fa eriod Hys	ils the	e multi	-period	upper						
5		R1FL		input R	nce 1 Si EF1 fails _imits" o	the si	ngle-pe								

Table 57 - Reference Failure Status Register (RSR) Bits - Read Only

Exterr	nal Re	ead Only Add	dress	s: 006	69 <sub>H</sub>											
15	14	13	1:	2	11	10	9	8	7	6	5	4	3	2	1	0
R3 FML	R3 FM		R F		R2 FML	R2 FMU	R2 FL	R2 FU	R1 FML	R1 FMU	R1 FL	R1 FU	R0 FML	R0 FMU	R0 FL	R0 FU
Bit		Name								Descrip	otion					
4		R1FU		inp	ut REI	F1 fails	the sir	ngle-pe						ets this l		-
3	R0FML Reference 0 Multi-period Lower Limit Fail Bit: If the device sets input REF0 fails the multi-period lower limit check. (See Table 13, "Hysteresis Limits" on page 47)															
2		ROFMU	J	inp	ut RE	F0 fa	ils the	multi	•	upper				ts this be		•
1		R0FL		inp	ut RE		the sir	ngle-pe						ets this I 11, "Valu		•
0		R0FU		inp	ut REI		the sir	ngle-pe						ets this I 11, "Val		-

Table 57 - Reference Failure Status Register (RSR) Bits - Read Only (continued)

		ad/Write Ad : 0000 <sub>H</sub>	dress:	006A <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R3 MML	R3 MMU	R3 ML	R3 MU	R2 MML	R2 MMU	R2 ML	R2 MU	R1 MML	R1 MMU	R1 ML	R1 MU	R0 MML	R0 MMU	R0 ML	R0 MU
Bit		Name							Descri	ption					
15		R3MM		Reference multi-per		•						this bit	t is high	n, it ma	sks the
14		R3MMI		Reference multi-per		•						this bit	is high	ı, it ma	sks the
13		R3ML		Reference single-pe								n this bi	t is high	n, it ma	sks the
12		R3MU		Reference single-pe								n this bi	t is high	n, it ma	isks the

Table 58 - Reference Mask Register (RMR) Bits

	nal Read/ t Value: 0		dress: 00	06A <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R3 MML	R3 MMU	R3 ML	R3 MU	R2 MML	R2 MMU	R2 ML	R2 MU	R1 MML	R1 MMU	R1 ML	R1 MU	R0 MML	R0 MMU	R0 ML	R0 MU

Bit	Name	Description
11	R2MML	Reference 2 Multi-period Lower Limit Mask Bit: When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF2.
10	R2MMU	Reference 2 Multi-period Upper Limit Mask Bit: When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF2.
9	R2ML	Reference 2 Single-period Lower Limit Mask Bit: When this bit is high, it masks the single-period lower limit check (or forces pass) for REF2.
8	R2MU	Reference 2 Single-period Upper Limit Mask Bit: When this bit is high, it masks the single-period upper limit check (or forces pass) for REF2.
7	R1MML	Reference 1 Multi-period Lower Limit Mask Bit: When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF1.
6	R1MMU	Reference 1 Multi-period Upper Limit Mask Bit: When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF1.
5	R1ML	Reference 1 Single-period Lower Limit Mask Bit: When this bit is high, it masks the single-period lower limit check (or forces pass) for REF1.
4	R1MU	Reference 1 Single-period Upper Limit Mask Bit: When this bit is high, it masks the single-period upper limit check (or forces pass) for REF1.
3	ROMML	Reference 0 Multi-period Lower Limit Mask Bit: When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF0.
2	ROMMU	Reference 0 Multi-period Upper Limit Mask Bit: When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF0.
1	R0ML	Reference 0 Single-period Lower Limit Mask Bit: When this bit is high, it masks the single-period lower limit check (or forces pass) for REF0.
0	R0MU	Reference 0 Single-period Upper Limit Mask Bit: When this bit is high, it masks the single-period upper limit check (or forces pass) for REF0.

Table 58 - Reference Mask Register (RMR) Bits (continued)

External	Read	Only Addı	ess: 00	6B <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3FS 2	R3FS 1	R3FS 0	R2FS 2	R2FS 1	R2FS 0	R1FS 2	R1FS 1	R1FS 0	R0FS 2	R0FS 1	R0FS 0
Bit	N	ame						D	escrip	tion					
15 - 12	Ur	used	Rese	erved.	In norm	al funct	ional	mode, tl	nese b	its are	zero.				
11 - 9	R3F	S2 - 0	Refe	rence	3 Frequ	iency S	Statu	s Bits: T	hese b	oits rep	ort dete	ected fr	equenc	cy of RE	F3.
				F	R3FS2	R3FS	S1	R3FS0	RE	F3 Fre	quency	Measu	ıremen	it	
					0	0		0			8 kF	łz			
					0	0		1			1.544 I	MHz			
					0	1		0			2.048 I	MHz			
					0	1		1			4.096 I				
					1	0		0			8.192 I				
					1	0		1			16.384				
					1	1		0			19.44 I				
					1	1		1			Reser	vea			
8 - 6	R2F	S2 - 0	Refe	rence	2 Frequ	iency S	Statu	s Bits: T	hese b	oits rep	ort dete	ected fr	equenc	cy of RI	F2.
				F	R2FS2	R2FS	S1	R2FS0	RE	F2 Fre	quency	Measu	ıremen	it	
					0	0		0			8 k⊦	lz			
					0	0		1			1.544 <b>i</b>				
					0	1		0			2.048				
					0	1		1			4.096 l				
					1	0		0			8.192 l				
					1	0		1		,	16.384				
					1	1		0			19.44 [				
					1	1		1			Reser	ved			

Table 59 - Reference Frequency Status Register (RFSR) Bits - Read only

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3FS 2	R3FS 1	R3FS 0	R2FS 2	R2FS 1	R2FS 0	R1FS 2	R1FS 1	R1FS 0	R0FS 2	R0FS 1	R0F9
Bit	N	ame						D	escrip	tion					
5 - 3	R1F	-S2 - 0	Refe	erence	1 Frequ	iency	Statu	s Bits: T	hese b	its rep	ort dete	ected fr	equenc	y of RE	F1.
				I	R1FS2	R1F	S1	R1FS0	RE	F1 Fre	quency	Measu	ıremen	t	
					0	0		0			8 k⊦	lz			
					0	0		1			1.544 l	MHz			
					0	1		0			2.048 l	MHz			
					0	1		1			4.096 l	MHz			
					1	0		0			8.192 l		· · ·		
					1	0		1			16.384				
					1	1		0			19.44 l				
					1	1		1			Reser	ved			
2 - 0	ROF	FS2 - 0	Refe	erence	0 Freqւ	iency	Statu	s Bits: T	hese b	oits rep	ort dete	ected fr	equenc	y of RE	F0.
					R0FS2	R0F	S1	R0FS0	RE	F0 Fre	quency	Measu	ıremen	t	
					0	0		0			8 kF	lz			
					0	0		1			1.544 l	MHz			
					0	1		0			2.048 l	MHz			
					0	1		1			4.096 l	MHz			
					1	0		0			8.192 l				
					1	0		1			16.384				
								_	1		<del></del>			1	
					1	1		0			19.44 l Reser				

Table 59 - Reference Frequency Status Register (RFSR) Bits - Read only (continued)

External Rea	ad/Write Addres :: 0002 <sub>H</sub>	s: 006C <sub>H</sub>											
15 14	13 1	2 11	10	9	8	7	6	5	4	3	2	1	0
0 0	0	0 0	0	0	0	0	0	0	0	0	OJP2	OJP1	OJP0
Bit	Name						Descri	iption					
15 - 3	Unused	Reserv	ed. In n	ormal 1	unction	al mod	de, thes	e bits N	<b>IUST</b> b	e set to	zero.		
2 - 0	OJP2 - 0	Output perform value (u	ance wi	ith respond) mea	pect to ins moi	the no	ise recering, wh	eived t nile zer	hrough o mear	the ouns filter	ıtput pir	ns. The	higher

Table 60 - Output Jitter Control Register (OJCR) Bits

15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
0 0	0 0	0	0	0	STIN[n] BD2	STIN[n] BD1	STIN[n] BD0	STIN[n] SMP1	STIN[n] SMP0	STIN[n] DR3	STIN[n] DR2	STIN[n] DR1	STIN[n] DR0
Bit		Name	<del></del>					D	escripti	on			
15 - 9	L	Inuse	ed	I	Reserve	d. In no	rmal funct	ional mo	de, thes	e bits MI	<b>JST</b> be s	set to zer	О.
8 - 6	STIN	[n]B[	02 - 0	-	The binar	ry value	Bit Delay of these elative to	bits refe					•
5 - 4	STIN	n]SM	IP1 - (	) I	Input Da	ta Sam <sub>l</sub>	pling Poi	nt Selec	tion Bits	S:			
					STIN[n]SN	ЛР1-0	(2.048 Mbps	•	ling Point bps, 8.192	Mbps stream	ams) (	Samplin 16.384 Mbp	g Point os streams)
					00			3/4	1 point			2/4 p	oint
	1				01			1/4	1 point				
				_ I <b>⊢</b>				0//	1 naint			4/4 p	oint
					10			2/2	1 point			4/4 P	OITIL

Table 61 - Stream Input Control Register 0 - 31 (SICR0 - 31) Blts

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIN[n] BD2	STIN[n] BD1	STIN[n] BD0	STIN[n] SMP1	STIN[n] SMP0	STIN[n] DR3	STIN[n] DR2	STIN[n] DR1	STIN[n] DR0
														•	
Bi	t		N	lame						D	escripti	on			
3 -	0	S	TIN[	n]DR	3 - 0	ı	nput Da	ta Rate S	Selectio	n Bits:					
									STIN	[n]DR3-0	I	Data Rate	)		
										0000	Stre	eam Unus	sed		
										0001	2	.048 Mbp	S		
									(	0010	4	.096 Mbp	s		
										0011	8	.192 Mbp	s		
									(	0100	16	6.384 Mb <sub>l</sub>	os		
									010	1 - 1111		Reserved			

Table 61 - Stream Input Control Register 0 - 31 (SICR0 - 31) Blts (continued)

15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
0 0	0 0	STIN[n] Q3C2	STIN[n] Q3C1	STIN[n] Q3C0	STIN[n] Q2C2	STIN[n] Q2C1	STIN[n] Q2C0	STIN[n] Q1C2	STIN[n] Q1C1	STIN[n] Q1C0	STIN[n] Q0C2	STIN[n] Q0C1	STIN[n] Q0C0
Bit	ı	Name						Desci	ription				
15 - 12	U	Inused	F	Reserve	d. In no	rmal fur	nctional	mode,	these bi	ts MUS	<b>T</b> be set	t to zero	).
11 - 9	STIN[	n]Q3C2	q	Quadran quadrant Ch192 to nodes re	frame 3 255 fo spectiv	3, which r the 2.0 ely.	is defin	ed as C	Ch24 to	31, Ch4	8 to 63,	Ch96 to	o 127 a
					STIN[n 2-0	)			•	ration			
					0x:		1.0	ND (		operation		"0"	
				_	10	_				•	laced by laced by		
				-	110					-	laced by		
					11						laced by		
8 - 6	STIN[	n]Q2C2	q	Quadran quadrant Ch128 to nodes re	frame 2 191 fo	2, which r the 2.0	is defir	ned as (	Ch16 to	23, Ch	32 to 47	, Ch64	to 95 a
					STIN	N[n]Q2C 2-0			Ope	ration			
						0xx			normal	operatio	n		
						100	LS	SB of ea	ch chanr	nel is rep	laced by	"0"	
						101	LS	SB of ea	ch chanr	nel is rep	laced by	"1"	
						110					laced by		
									ch chani				

Table 62 - Stream Input Quadrant Frame Register 0 - 31 (SIQFR0 - 31) Bits

15 14	13	0 <sub>H</sub>	11	10	9	8	7	6	5	4	3	2	1	0
0 0	0	0	STIN[n]	STIN[n]	STIN[n] Q3C0	STIN[n]	STIN[n] Q2C1	STIN[n]	STIN[n] Q1C2	STIN[n]	STIN[n] Q1C0	STIN[n] Q0C2	STIN[n]	STIN[n]
			Q3C2	Q3C1	Q3C0	Q2C2	Q2C1	Q2C0	Q1C2	Q1C1	QICO	Q0C2	Q0C1	Q0C0
Bit			Name						Desci	ription				
5 - 3	S	STIN[	n]Q1C2	q	Ruadrant Frame 1 Control Bits. These three bits are used to control under the sum of the									
					2-0 Operation									
							0xx			normal	operatio	n		
							100	L	SB of ea	ch chanr	nel is rep	laced by	"0"	
							101	L	SB of ea	ch chanr	nel is rep	laced by	"1"	
							110	N	1SB of ea	ich chan	nel is rep	placed by	/ "O"	
							111	N	1SB of ea	ich chan	nel is rep	olaced by	/ "1"	
2 - 0	S	TIN[	n]Q0C2	q	Quadrant quadrant o 63 for espective	frame ( the 2.0	0, which	is defi	ned as (	Ch0 to 7	, Ch0 t	o 15, Cl	n0 to 31	I and C
						STI	N[n]Q0C	2-0		Оре	eration			
							0xx			normal	operatio	n		
							100	L	SB of ea	ch chan	nel is rep	olaced by	/ "O"	
							101	L	SB of ea	ch chan	nel is rep	olaced by	/ "1"	
							110	٨	/ISB of ea	ach chan	nel is re	placed b	y "0"	
									/ISB of ea					

Table 62 - Stream Input Quadrant Frame Register 0 - 31 (SIQFR0 - 31) Bits (continued)

15	14	13	12	11	10	)	9	8	7	6	5	4	3	2	1	0
0	0	0	0	STOHZ [n]A2	STO [n]		STOHZ [n]A0	STO[n] FA1	STO[n] FA0	STO[n] AD2	STO[n] AD1	STO[n] AD0	STO[n] DR3	STO[n] DR2	STO[n] DR1	STO[n] DR0
		1														
Bit			Na	ıme							Descr					
5 - 12	2			used					mal fund				ts MUS	ST be se	et to ze	ro.
11 - 9		ST	OHZ	[n]A2 -	0   9	STC	HZ Ad	dition	al Adva	inceme	ent Bits	:				
				only for 00-15)			STOH	Z[n]A2-(	)	(2.048 M	nal Advan lbps, 4.09 192 Mbp	96 Mbps,		Additiona (16.	al Advano 384 Mbp	
								000			0 bit				0 bit	
								001			1/4 bit 2/4 bit				2/4 bit 4/4 bit	
								)11			3/4 bit			R	eserved	
								00			4/4 bit					
							10	1-111			Reserved	1				
8 - 7		S1	ΓO[n	]FA1 - 0	(	Out	put Str	eam[n	] Fracti	onal A	dvance	ement I	3its:			
						S	STO[n]FA	1-0	(2.048	Mbps, 4.	vanceme .096 Mbp streams)	nt s, 8.192	Mbps		Advance 384 Mbps	ement s streams
							00				0				0	
							01				1/4 bit				2/4	
							10				2/4 bit				Reser	ved
							11				3/4 bit					
6 - 4		ST	O[n]	AD2 - 0	i	The s to	binary	value (	J Bit Ac of these d relativ	bits ref	ers to tl	he num	ber of l	bits that		
3 - 0		ST	O[n]	DR3 - 0		Out	put Da	ta Rat	e Selec	tion Bit	ts:					
								5	STIN[n]D	R3 - 0		Da	ata Rate	Э		
									0000	0			ed: STid Z drive			
									000				48 Mbp			
									0010		-		96 Mbp			
									001	1		8.1	92 Mbp	os		
									0100				384 Mb eserved	•		


Table 63 - Stream Output Control Register 0 - 31 (SOCR0 - 31) Bits

Externa Reset V			ddres	ss: 0300 <sub>⊢</sub>	<sub>I</sub> - 031F	Н									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	ST[n] BRS7	ST[n] BRS6	ST[n] BRS5	ST[n] BRS4	ST[n] BRS3	ST[n] BRS2	ST[n] BRS1	ST[n] BRS0
Bit	ı	Name							D	escript	ion				
15 - 8	U	Inused	t	Reser	ved. I	n nori	mal fu	nctional	mode,	these b	oits MUS	ST be s	et to ze	ro.	
7 - 0		ST[n] RS7 -	0					<b>re Start</b> R data					se bits	refers t	o the input
Note: [n] c	lenote	s input	strea	m from 0	) - 31										

Table 64 - BER Receiver Start Register [n] (BRSR[n]) Bits

External R Reset Vali			dress	0320 <sub>H</sub> ·	- 033F <sub>H</sub>										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0 0 0 ST[n] BL8 BL7 BL6 BL5 BL4 BL3 BL2 BL1								ST[n] BL0			
	1														
Bit		Name	•	Description											
15 - 9	ι	Jnuse	d	Rese	rved.	In nor	mal fun	ctional	mode, t	hese bi	ts MUS	<b>T</b> be se	t to zer	0.	
8 - 0		ST[n] 3L8 - (		conse BER 8.192	ecutive chann 2 Mbps	e char lels is and	nels ex 32, 64,	pected 128 ar Mbps re	to rece nd 256 espectiv	ive the for the ely. Th	BER pa data rat e minim	attern. T tes of 2 num nur	he max .048 Mb	kimum r ops, 4.0	number of number of 196 Mbps, nannels is
Note: [n] o	lenote	s input	strea	m from	0 - 31										

Table 65 - BER Receiver Length Register [n] (BRLR[n]) Bits



Note: [n] denotes input stream from 0 - 31

**SBER** 

Table 66 - BER Receiver Control Register [n] (BRCR[n]) Bits

receiver; starts the bit error rate test. The bit error test result is kept in the BER

Receiver Error (BRER[n]) register. Upon the completion of the BER test, set this bit to zero. Note that the RBEREB bit must be set in the IMS Register first.

	nal Read Value: (	Address	: 0360 <sub>H</sub>	- 037F <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST[n] BC15	ST[n] BC14	ST[n] BC13	ST[n] BC12	ST[n] BC11	ST[n] BC10	ST[n] BC9	ST[n] BC8	ST[n] BC7	ST[n] BC6	ST[n] BC5	ST[n] BC4	ST[n] BC3	ST[n] BC2	ST[n] BC1	ST[n] BC0
Bit		Name						Ī	Descri	otion					
15 - 0		ST[n] C15 - 0	bit	ream[n error c	-	When i	•		• .		•				

Table 67 - BER Receiver Error Register [n] (BRER[n]) Bits - Read Only

# 24.0 Memory

## 24.1 Memory Address Mappings

When A13 is high, the data or connection memory can be accessed by the microprocessor port. Bit 1 - 0 in the Control Register determine the access to the data or connection memory (CM\_L or CM\_H).

MSB (Note 1)				am Add St0 - 31								annel A (Ch0 -	ddres: 255)	S	
A13	A12	A11	A10	А9	A8	Stream [n]	A7	A6	A5	A4	А3	A2	A1	A0	Channel [n]
1	0	0	0	0	0	Stream 0	0	0	0	0	0	0	0	0	Ch 0
1	0	0	0	0	1	Stream 1	0	0	0	0	0	Ö	0	1	Ch 1
1	0	0	0	1	0	Stream 2						1	1	١.	
1	0	0	0	1	1	Stream 3					١.	١.	١.	١.	
1	0	0	1	0	0	Stream 4	0	0	0	1	1	1	1	0	Ch 30
1	0	0	1	0	1	Stream 5	0	0	0	1	1	1	1	1	Ch 31 (Note 2)
1	0	0	1	1	0	Stream 6	0	0	1	0	0	0	0	0	Ch 32
1	0	0	1	1	1	Stream 7	0	0	1	0	0	0	0	1	Ch 33
1	0	1	0	0	0	Stream 8									
									-						
							0	0	1	1	1	1	1	0	Ch 62
							0	0	1	1	1	1	1	1	Ch 63 (Note 3)
1	0	1	1	1	0	Stream 14			-				-		
1	0	1	1	1	1	Stream 15			-				-		
							0	1	1	1	1	1	1	0	Ch126
							0	1	1	1	1	1	1	1	Ch 127 (Note 4)
												-		-	
												-		-	
												-		-	
												١.	-	-	
1	1	1	1	1	0	Stream 30	1	1	1	1	1	1	1	0	Ch 254
1	1	1	1	1	1	Stream 31	1	1	1	1	1	1	1	1	Ch 255 (Note 5)

Note 1: A13 must be high for access to data and connection memory positions. A13 must be low to access internal registers.

Table 68 - Address Map for Memory Locations (A13 = 1)

Note 2: Channels 0 to 31 are used when serial stream is at 2.048 Mbps.

Note 3: Channels 0 to 63 are used when serial stream is at 4.096 Mbps.

Note 4: Channels 0 to 127 are used when serial stream is at 8.192 Mbps.

Note 5: Channels 0 to 255 are used when serial stream is at 16.384 Mbps.

## 24.2 Connection Memory Low (CM\_L) Bit Assignment

When the CMM bit (bit 0) in the connection memory low is zero, the per-channel transmission is set to the normal channel-switching. The connection memory low bit assignment for the channel transmission mode is shown in Table 69 on page 101.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UA EN	V/C	SSA 4	SSA 3	SSA 2	SSA 1	SSA 0	SCA 7	SCA 6	SCA 5	SCA 4	SCA 3	SCA 2	SCA 1	SCA 0	CMM =0
Bit	N	ame						[	Descri	ption					
15	U	AEN	Wh tion Wh	Conversion between μ-law and A-law Enable  When this bit is low, normal switch without μ-law/A-law conversion. Connection memory high will be ignored.  When this bit is high, switch with μ-law/A-law conversion, and connection memory high controls the conversion method.  Variable/Constant Delay Control											
14	,	V/C	Wh sta Wh	nen thi nt dela nen thi riable d	s bit is ay me s bit is	s low, t mory. s set to	he out	tput da	ata for utput d	lata fo	r this c	hanne	el will b	n from be take	en from
13 - 9	SS	A4 - 0		urce S e bina				bits r	eprese	ents th	e inpu	ıt strea	am nui	mber.	
8 - 1	SC	A7 - 0		urce ( e bina				bits r	eprese	ents th	e inpu	ıt char	nel nu	ımber.	
0	CM	1M = 0	If th	nis is l	ow, the	e conr		mem	,	in the			ching i	mode.	Bit13 -
Note: For	prope	er μ-lav	w/A-law	conve	rsion, t	he CM_	_H bits	should	be set	before	Bit 15 (	UAEN	bit) is s	et to hi	gh.

Table 69 - Connection Memory Low (CM\_L) Bit Assignment when CMM = 0

When CMM is one, the device is programmed to perform one of the special per-channel transmission modes. Bits PCC0 and PCC1 from connection memory are used to select the per-channel tristate, message or BER test mode as shown in Table 70 on page 102.

15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0	
UA EN	0 0	0	0	MSG 7	MSG 6	MSG 5	MSG 4	MSG 3	MSG 2	MSG 1	MSG 0	PCC 1	PCC 0	CMM =1	
Bit	Nar	ne						De	script	ion					
15	UAI	EN	Wh tion Wh	nen this n mem nen this	s bit is ory hig s bit is	tween plow, menths will be high, more high co	essage e igno essag	e mode red. ge mod	e has r de has	io μ-lav μ-law//	v/A-lav A-law o	v conve	ersion.	Connec-	
14 - 11	Unu	sed	Re	served. In normal functional mode, these bits MUST be set to zero.											
10 - 3	MSG	7 - 0		Message Data Bits: 8-bit data for the message mode. Not used in the per-channel tristate and BER test modes.											
2 - 1	PCC	1 - 0				ontrol E io strea		These	two bit	s contr	ol the	corresp	ondin	g entry's	
						PC C1	PC CC	1 (	Channel	Output	Mode				
						0	0	F	Per Cha	annel Tr	istate				
						0	1		Mess	age Mo	ode				
						1	0		BER	Test Mo	ode				
						1	1		Re	eserved					
0	CMM	1 = 1	the	per-cl	nannel		mode	which	n is per					ory is in nel mes-	
Note: For	proper μ	-law/A	-law c	onversi	on, the	CM_H bit	ts shou	ıld be s	et befor	e Bit 15	(UAEN	bit) is s	et to hig	h.	

Table 70 - Connection Memory Low (CM\_L) Bit Assignment when CMM = 1

#### 24.3 Connection Memory High (CM\_H) Bit Assignment

Connection memory high provides the detailed information required for  $\mu$ -law and A-law conversion. ICL and OCL bits describe the Input Coding Law and the Output Coding Law, respectively. They are used to select the expected PCM coding laws for the connection, on the TDM inputs, and on the TDM outputs. The  $\overline{V}/D$  bit is used to select the class of coding law. If the  $\overline{V}/D$  bit is cleared (to select a voice connection), the ICL and OCL bits select between A-law and  $\mu$ -law specifications related to G.711 voice coding. If the  $\overline{V}/D$  bit is set (to select a data connection), the ICL and OCL bits select between various bit inverting protocols. These coding laws are illustrated in the following table. If the ICL is different than the OCL, all data bytes passing through the switch on that particular connection are translated between the indicated laws. If the ICL and the OCL are the same, no coding law translation is performed.

The ICL, the OCL bits and  $\overline{V}/D$  bit only have an effect on PCM code translations for constant delay connections, variable delay connections and per-channel message mode.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	V/D	ICL 1	ICL 0	OCL 1	OCL 0
Bit	N	lame							Descri	ption					
15 - 5	Uı	nused	Re	serve	d. In n	ormal	functi	onal m	node, 1	hese	bits <b>M</b>	UST b	e set	to zero	).
4		V/D	Wh	en th	ata Co is bit is is bit is	low, 1									
3 - 2	IC	L1 - 0	Inp	ut Co	ding	Law									
					ICL1-				Input (	Coding	Law				
					0	Fo	r Voice	(V/D b	oit = 0)		or Da	ta (V/D	bit = 1	)	
					00		CCITT.	ITU A-	law		1	lo cod	е		
					01		CCITT	.ITU μ-	law			ABI			
					10		A-law	w/o A	BI		Inv	erted /	ABI		
					11	μ-	law w/o Inv	Magr ersion	itude		All E	Bits Inve	erted		
1 - 0	00	CL1 - 0	Ou	tput (	Coding	g Law									
				(	OCL1			(	Output	Coding	g Law				
					-0	Fo	r Voice	(V/D b	it = 0)		For Da	ta (V/D	bit = 1	1)	
					00	(	CCITT.	ITU A-	law			No cod	е		
					01		CCITT.	ITU μ-	law			ABI			
					10		A-law	w/o A	31		Inv	erted /	ABI		
					11	μ-	law w/c	Magr ersion	itude		All E	Bits Inv	erted		

Table 71 - Connection Memory High (CM\_H) Bit Assignment

Note 2: Refer to G.711 standard for detail information of different laws.

## 25.0 Applications

This section contains application-specific details for clock and crystal operation and power supply decoupling.

### 25.1 OSCi Master Clock Requirement

The device requires a 20 MHz master clock source at the OSCi pin when operating in Master mode or in Divided Slave with OSC mode. The clock source may be either an external clock oscillator connected to the OSCi pin, or an external crystal connected between the OSCi and OSCo pins. If an external clock source is present, OSC\_EN must be tied high.

Note that using a crystal is only suitable for wider tolerance applications (i.e.  $\pm 100$  ppm). Stratum 4E applications (i.e.  $\pm 32$  ppm) should use a clock oscillator while Stratum 3 applications (i.e.  $\pm 4.6$  ppm) should use a temperature-compensated clock module. See Application Note ZLAN-68 for a list of Oscillators and Crystals that can be used with Zarlink PLL's and Digital Switches with embedded PLL's.

### 25.1.1 External Crystal Oscillator

When an external crystal oscillator is used, a complete oscillator circuit made up of a crystal, resistor and capacitors is shown in Figure 23 on page 104. XC is a buffered version of the 20 MHz input clock connected to the internal circuitry.




Figure 23 - Crystal Oscillator Circuit

The accuracy of a crystal oscillator circuit depends on the crystal tolerance as well as the load capacitance tolerance. Typically, for a 20 MHz crystal specified with a 32 pF load capacitance, each 1 pF change in load capacitance contributes approximately 9 ppm to the frequency deviation. Consequently, capacitor tolerances and stray capacitances have a major effect on the accuracy of the oscillator frequency. The trimmer capacitor shown in Figure 23 on page 104 may be used to compensate for capacitive effects.

The crystal should be a fundamental mode type - not an overtone. The fundamental mode crystal permits a simpler oscillator circuit with no additional filter components and is less likely to generate spurious responses. The crystal accuracy only affects the output clock accuracy in the freerun or the holdover mode. The crystal specification is as follows:

Frequency	20 MHz
Tolerance	As required
Oscillation Mode	Fundamental
Resonance Mode	Parallel

Load Capacitance	20 pF - 32 pF
Maximum Series Resistance	35 Ω
Approximate Drive Level	1 mW

#### 25.1.2 External Clock Oscillator

When an external clock oscillator is used, numerous parameters must be considered. They include absolute frequency, frequency change over temperature, output rise and fall times, output levels and duty cycle.

The output clock should be connected directly (not AC coupled) to the OSCi input of the device, and the OSCo output should be left open as shown in Figure 24 on page 105. XC is a buffered version of the 20 MHz input clock connected to the internal circuitry.




Figure 24 - Clock Oscillator Circuit

For applications requiring ±32ppm clock accuracy, the following requirements should be met:

Frequency	20.000 MHz
Tolerance	±32 ppm
Rise and Fall Time	10 ns
Duty Cycle	40% to 60%

For applications requiring Stratum 3 compliance ( $\pm 4.6$  ppm clock accuracy), the following temperature compensated clock oscillator module may be used.

Frequency	20.000 MHz
Tolerance	±4.6 ppm
Rise and Fall Time	10 ns
Duty Cycle	40% to 60%

## 26.0 DC Parameters

## **Absolute Maximum Ratings\***

	Parameter	Symbol	Min.	Max.	Units
1	I/O Supply Voltage	V <sub>DD_IO</sub>	-0.5	5.0	V
2	Core Supply Voltage	V <sub>DD_CORE</sub>	-0.5	2.5	V
3	Input Voltage	V <sub>I_3V</sub>	-0.5	V <sub>DD</sub> + 0.5	V
4	Input Voltage (5 V-tolerant inputs)	$V_{I\_5V}$	-0.5	7.0	V
5	Continuous Current at Digital Outputs	Io		15	mA
6	Package Power Dissipation	P <sub>D</sub>		1.5	W
7	Storage Temperature	T <sub>S</sub>	- 55	+125	°C

<sup>\*</sup> Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

# $\textbf{Recommended Operating Conditions -} \ \ \text{Voltages are with respect to ground ($V_{SS}$) unless otherwise stated.}$

	Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units
1	Operating Temperature	T <sub>OP</sub>	-40	25	+85	°C
2	Positive Supply	$V_{DD\_IO}$	3.0	3.3	3.6	V
3	Positive Supply	$V_{DD\_CORE}$	1.71	1.8	1.89	V
4	Input Voltage	V <sub>I</sub>	0	3.3	$V_{DD\_IO}$	V
5	Input Voltage on 5V-Tolerant Inputs	$V_{I_{-5}V}$	0	5.0	5.5	V

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

# $\textbf{DC Electrical Characteristics}^{\dagger} \textbf{ -} \textbf{ Voltages are with respect to ground (V}_{\textbf{SS}}) \textbf{ unless otherwise stated}.$

	Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Test Conditions
1	Supply Current - V <sub>DD_CORE</sub>	I <sub>DD_CORE</sub>			165	mA	
2	Supply Current - V <sub>DD_IO</sub>	I <sub>DD_IO</sub>			75	mA	C <sub>L</sub> = 30 pF
3	Input High Voltage	$V_{IH}$	2.0			V	
4	Input Low Voltage	V <sub>IL</sub>			0.8	V	
5	Input Leakage (input pins) Input Leakage (bi-directional pins)	I <sub>IL</sub> I <sub>BL</sub>			5 5	μ <b>Α</b> μ <b>Α</b>	0≤ <v<sub>IN≤V<sub>DD_IO</sub> See Note 1</v<sub>
6	Weak Pullup Current	I <sub>PU</sub>		-33		μΑ	Input at 0V
7	Weak Pulldown Current	I <sub>PD</sub>		33		μΑ	Input at V <sub>DD_IO</sub>
8	Input Pin Capacitance	C <sub>I</sub>		3		pF	
9	Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = 8 mA
10	Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 8 mA
11	Output High Impedance Leakage	I <sub>OZ</sub>			5	μΑ	0 < V < V <sub>DD</sub>
12	Output Pin Capacitance	Co		5	10	pF	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

<sup>\*</sup> Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage  $(V_{IN})$ .

# 27.0 AC Parameters

# AC Electrical Characteristics<sup>†</sup> - Timing Parameter Measurement Voltage Levels

	Characteristics	Sym.	Level	Units	Conditions
1	CMOS Threshold	V <sub>CT</sub>	0.5 V <sub>DD_IO</sub>	V	
2	Rise/Fall Threshold Voltage High	$V_{HM}$	0.7 V <sub>DD_IO</sub>	V	
3	Rise/Fall Threshold Voltage Low	$V_{LM}$	0.3 V <sub>DD_IO</sub>	V	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 25 - Timing Parameter Measurement Voltage Levels

# AC Electrical Characteristics<sup>†</sup> - Motorola Non-Multiplexed Bus Mode - Read Access

	Characteristics	Sym	Min.	Тур.	Max.	Units	Test Conditions <sup>2</sup>
1	CS de-asserted time	t <sub>CSD</sub>	15			ns	
2	DS de-asserted time	t <sub>DSD</sub>	15			ns	
3	CS setup to DS falling	t <sub>CSS</sub>	0			ns	
4	R/W setup to DS falling	t <sub>RWS</sub>	10			ns	
5	Address setup to DS falling	t <sub>AS</sub>	5			ns	
6	CS hold after DS rising	t <sub>CSH</sub>	0			ns	
7	R/W hold after DS rising	t <sub>RWH</sub>	0			ns	
8	Address hold after DS rising	t <sub>AH</sub>	0			ns	
9	Data setup to DTA Low	t <sub>DS</sub>	8			ns	C <sub>L</sub> = 50 pF
10	Data hold after DS rising	t <sub>DH</sub>	7			ns	C <sub>L</sub> =50pF, R <sub>L</sub> =1 K (Note 1)
11	Acknowledgement delay time. From DS low to DTA low: Registers Memory	t <sub>AKD</sub>			75 185	ns ns	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF
12	Acknowledgement hold time. From DS high to DTA high	t <sub>AKH</sub>	4		12	ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 K (Note 1)
13	DTA drive high to HiZ	t <sub>AKZ</sub>				ns	

Note 1: High impedance is measured by pulling to the appropriate rail with R<sub>L</sub>, with timing corrected to cancel time taken to discharge C<sub>L</sub>.

Note 2: A delay of  $500 \mu s$  to 2 ms (see Section 17.2 on page 48) must be applied before the first microprocessor access is performed after the  $\overline{\text{RESET}}$  pin is set high.

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 26 - Motorola Non-Multiplexed Bus Timing - Read Access

### AC Electrical Characteristics<sup>†</sup> - Motorola Non-Multiplexed Bus Mode - Write Access

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions <sup>2</sup>
14	CS de-asserted time	t <sub>CSD</sub>	15			ns	
15	DS de-asserted time	t <sub>DSD</sub>	15			ns	
16	CS setup to DS falling	t <sub>CSS</sub>	0			ns	
17	R/W setup to DS falling	t <sub>RWS</sub>	10			ns	
18	Address setup to DS falling	t <sub>AS</sub>	5			ns	
19	Data setup to DS falling	t <sub>DS</sub>	0			ns	C <sub>L</sub> = 50 pF
20	CS hold after DS rising	t <sub>CSH</sub>	0			ns	
21	R/W hold after DS rising	t <sub>RWH</sub>	0			ns	
22	Address hold after DS rising	t <sub>AH</sub>	0			ns	
23	Data hold from DS rising	t <sub>DH</sub>	5			ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 K (Note 1)
24	Acknowledgement delay time. From DS low to DTA low: Registers Memory	t <sub>AKD</sub>			55 150	ns ns	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF
25	Acknowledgement hold time. From DS high to DTA high	t <sub>AKH</sub>	4		12	ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 K (Note 1)
26	DTA drive high to HiZ	t <sub>AKZ</sub>			8	ns	

Note 1: High impedance is measured by pulling to the appropriate rail with  $R_L$ , with timing corrected to cancel time taken to discharge  $C_L$ .

Note 2: A delay of 500  $\mu$ s (see Section 17.2 on page 48) must be applied before the first microprocessor access is performed after the RESET pin is set high.

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 27 - Motorola Non-Multiplexed Bus Timing - Write Access

### AC Electrical Characteristics<sup>†</sup> - Intel Non-Multiplexed Bus Mode - Read Access

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions <sup>2</sup>
27	CS de-asserted time	t <sub>CSD</sub>	15			ns	
28	RD setup to CS falling	t <sub>RS</sub>	10			ns	
29	WR setup to CS falling	t <sub>WS</sub>	10			ns	
30	Address setup to CS falling	t <sub>AS</sub>	5			ns	
31	RD hold after CS rising	t <sub>RH</sub>	0			ns	
32	WR hold after CS rising	t <sub>WH</sub>	0			ns	
33	Address hold after CS rising	t <sub>AH</sub>	0			ns	
34	Data setup to RDY high	t <sub>DS</sub>	8			ns	C <sub>L</sub> = 50 pF
35	Data hold after CS rising	t <sub>DH</sub>	7			ns	C <sub>L</sub> =50pF, R <sub>L</sub> =1K (Note 1)
36	Acknowledgement delay time. From CS low to RDY high: Registers Memory	t <sub>AKD</sub>			175	ns	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF
	Wellier				185	ns	$C_L = 50 \text{ pF}$
37	Acknowledgement hold time. From $\overline{\text{CS}}$ high to RDY low	t <sub>AKH</sub>	4		12	ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 K (Note 1)
38	RDY drive low to HiZ	t <sub>AKZ</sub>			8	ns	

Note 1: High impedance is measured by pulling to the appropriate rail with  $R_L$ , with timing corrected to cancel time taken to discharge  $C_L$ .

Note 2: A delay of 500  $\mu$ s to 2 ms (see Section 17.2 on page 48) must be applied before the first microprocessor access is performed after the  $\overline{\text{RESET}}$  pin is set high.

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 28 - Intel Non-Multiplexed Bus Timing - Read Access

### AC Electrical Characteristics<sup>†</sup> - Intel Non-Multiplexed Bus Mode - Write Access

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions <sup>2</sup>
39	CS de-asserted time	t <sub>CSD</sub>	15			ns	
40	WR setup to CS falling	t <sub>WS</sub>	10			ns	
41	RD setup to CS falling	t <sub>RS</sub>	10			ns	
42	Address setup to CS falling	t <sub>AS</sub>	5			ns	
43	Data setup to CS falling	t <sub>DS</sub>	0			ns	C <sub>L</sub> = 50 pF
44	WR hold after CS rising	t <sub>WH</sub>	0			ns	
45	RD hold after CS rising	t <sub>RH</sub>	0			ns	
46	Address hold after CS rising	t <sub>AH</sub>	10			ns	
47	Data hold after CS rising	t <sub>DH</sub>	5			ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 K (Note 1)
48	Acknowledgement delay time. From CS low to RDY high: Registers Memory	t <sub>AKD</sub>			55 150	ns ns	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF
49	Acknowledgement hold time. From CS high to RDY low	t <sub>AKH</sub>	4		12	ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 K (Note 1)
50	RDY drive low to HiZ	t <sub>AKZ</sub>			8	ns	

Note 1: High impedance is measured by pulling to the appropriate rail with  $R_L$ , with timing corrected to cancel time taken to discharge  $C_L$ .

Note 2: A delay of 500  $\mu$ s to 2 ms (Section 17.2 on page 48) must be applied before the first microprocessor access is performed after the RESET pin is set high.

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 29 - Intel Non-Multiplexed Bus Timing - Write Access

### AC Electrical Characteristics<sup>†</sup> - JTAG Test Port Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	TCK Clock Period	t <sub>TCKP</sub>	100			ns	
2	TCK Clock Pulse Width High	t <sub>TCKH</sub>	20			ns	
3	TCK Clock Pulse Width Low	t <sub>TCKL</sub>	20			ns	
4	TMS Set-up Time	t <sub>TMSS</sub>	10			ns	
5	TMS Hold Time	t <sub>TMSH</sub>	10			ns	
6	TDi Input Set-up Time	t <sub>TDIS</sub>	20			ns	
7	TDi Input Hold Time	t <sub>TDIH</sub>	60			ns	
8	TDo Output Delay	t <sub>TDOD</sub>			30	ns	$C_{L} = 30 \text{ pF}$
9	TRST pulse width	t <sub>TRSTW</sub>	200			ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 30 - JTAG Test Port Timing Diagram

### AC Electrical Characteristics<sup>†</sup> - OSCi 20 MHz Input Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes†
1	Input frequency accuracy		-4.6		4.6	ppm	1
2	Duty cycle		40		60	%	
3	Input rise or fall time	$t_{IR,}t_{IF}$			3	ns	17

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 133.

### AC Electrical Characteristics<sup>†</sup> - FPi and CKi Timing when CKIN1-0 bits = 00 (16.384 MHz)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t <sub>FPIW</sub>	40	61	115	ns	
2	FPi Input Frame Pulse Setup Time	t <sub>FPIS</sub>	20			ns	
3	FPi Input Frame Pulse Hold Time	t <sub>FPIH</sub>	20			ns	
4	CKi Input Clock Period	t <sub>CKIP</sub>	55	61	67	ns	
5	CKi Input Clock High Time	t <sub>CKIH</sub>	27		34	ns	
6	CKi Input Clock Low Time	t <sub>CKIL</sub>	27		34	ns	
7	CKi Input Clock Rise/Fall Time	t <sub>r</sub> CKi, t <sub>f</sub> CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t <sub>CVC</sub>	0		20	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

### AC Electrical Characteristics<sup>†</sup> - FPi and CKi Timing when CKIN1-0 bits = 01 (8.192 MHz)

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t <sub>FPIW</sub>	90	122	220	ns	
2	FPi Input Frame Pulse Setup Time	t <sub>FPIS</sub>	45			ns	
3	FPi Input Frame Pulse Hold Time	t <sub>FPIH</sub>	45			ns	
4	CKi Input Clock Period	t <sub>CKIP</sub>	110	122	135	ns	
5	CKi Input Clock High Time	t <sub>CKIH</sub>	55		69	ns	
6	CKi Input Clock Low Time	t <sub>CKIL</sub>	55		69	ns	
7	CKi Input Clock Rise/Fall Time	t <sub>r</sub> CKi, t <sub>f</sub> CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t <sub>CVC</sub>	0		20	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

### AC Electrical Characteristics<sup>†</sup> - FPi and CKi Timing when CKIN1-0 bits = 10 (4.096 MHz)

	_		-		-		
	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t <sub>FPIW</sub>	90	244	420	ns	
2	FPi Input Frame Pulse Setup Time	t <sub>FPIS</sub>	110			ns	
3	FPi Input Frame Pulse Hold Time	t <sub>FPIH</sub>	110			ns	
4	CKi Input Clock Period	t <sub>CKIP</sub>	220	244	270	ns	
5	CKi Input Clock High Time	t <sub>CKIH</sub>	110		135	ns	
6	CKi Input Clock Low Time	t <sub>CKIL</sub>	110		135	ns	
7	CKi Input Clock Rise/Fall Time	t <sub>r</sub> CKi, t <sub>f</sub> CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t <sub>CVC</sub>	0		20	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 31 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS)




Figure 32 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)

### AC Electrical Characteristics<sup>†</sup> - ST-BUS/GCI-Bus Input Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	STi Setup Time						
	2.048 Mbps 4.096 Mbps 8.192 Mbps 16.384 Mbps	t <sub>SIS2</sub> t <sub>SIS4</sub> t <sub>SIS8</sub> t <sub>SIS16</sub>	5 5 5 8			ns ns ns ns	
2	STi Hold Time						
	2.048 Mbps 4.096 Mbps 8.192 Mbps 16.384 Mbps	t <sub>SIH2</sub> t <sub>SIH4</sub> t <sub>SIH8</sub> t <sub>SIH16</sub>	8 8 8			ns ns ns ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 33 - ST-BUS Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps




Figure 34 - ST-BUS Input Timing Diagram when Operated at 16 Mbps




Figure 35 - GCI-Bus Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps




Figure 36 - GCI-Bus Input Timing Diagram when Operated at 16 Mbps

### AC Electrical Characteristics<sup>†</sup> - ST-BUS/GCI-Bus Master Mode Output Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	STio Delay - Active to Active						C <sub>L</sub> = 30pF
	at 2.048 Mbps at 4.096 Mbps at 8.192 Mbps at 16.384 Mbps	t <sub>SOD2</sub> t <sub>SOD4</sub> t <sub>SOD8</sub> t <sub>SOD16</sub>	1 1 1 1		8 8 8 8	ns ns ns ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

#### AC Electrical Characteristics<sup>†</sup> - ST-BUS/GCI-Bus Multiplied Slave Mode Output Timing

				-			
	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	STio Delay - Active to Active						C <sub>L</sub> = 30pF
	at 2.048 Mbps at 4.096 Mbps at 8.192 Mbps at 16.384 Mbps	t <sub>SOD2</sub> t <sub>SOD4</sub> t <sub>SOD8</sub> t <sub>SOD16</sub>	0 0 0 0		6 6 6	ns ns ns ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

### AC Electrical Characteristics<sup>†</sup> - ST-BUS/GCI-Bus Divided Slave Mode Output Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	STio Delay - Active to Active						C <sub>L</sub> = 30pF
	at 2.048 Mbps at 4.096 Mbps at 8.192 Mbps at 16.384 Mbps	t <sub>SOD2</sub> t <sub>SOD4</sub> t <sub>SOD8</sub> t <sub>SOD16</sub>	-6 -6 -6		0 0 0 0	ns ns ns ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 37 - ST-BUS Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps




Figure 38 - GCI-Bus Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps

### AC Electrical Characteristics<sup>†</sup> - ST-BUS/GCI-Bus Output Tristate Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions <sup>*</sup>
1	STio Delay - Active to High-Z	t <sub>DZ</sub>	-2		8	ns	Master Mode
			-3		7	ns	Multiplied Slave Mode
			-8		0	ns	Divided Slave Mode
2	STio Delay - High-Z to Active	t <sub>ZD</sub>	-2		8	ns	Master Mode
			-3		7	ns	Multiplied Slave Mode
			-8		0	ns	Divided Slave Mode
3	Output Drive Enable (ODE) Delay	t <sub>ZD_ODE</sub>					Master or
	- High-Z to Active				77	ns	Multiplied Slave Mode
	_						
	CKi @ 4.096 MHz				260	ns	Divided Slave Mode
	CKi @ 8.192 MHz				138	ns	
	CKi @ 16.384 MHz				77	ns	
4	Output Drive Enable (ODE) Delay	t <sub>DZ_ODE</sub>					Master or
	- Active to High-Z	_			77	ns	Multiplied Slave Mode
						ns	
	CKi @ 4.096 MHz				260	ns	Divided Slave Mode
	CKi @ 8.192 MHz				138		
	CKi @ 16.384 MHz				77		

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>\*</sup> Test condition is  $R_L = 1 \text{ k}$ ,  $C_L = 30 \text{ pF}$ ; high impedance is measured by pulling to the appropriate rail with  $R_L$ , with timing corrected to cancel the time taken to discharge  $C_L$ .




Figure 39 - Serial Output and External Control




Figure 40 - Output Drive Enable (ODE)

### AC Electrical Characteristics<sup>†</sup> - Slave Mode Input/Output Frame Boundary Alignment

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	Input and Output Frame Offset in Divided Slave with CKi mode	<sup>t</sup> FBOS	5		13	ns	
2	Input and Output Frame Offset in Multiplied Slave	<sup>t</sup> FBOS	2		10	ns	Input reference jitter is equal to zero.

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 41 - Input and Output Frame Boundary Offset




Figure 42 - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing Diagram

# AC Electrical Characteristics<sup>†</sup> - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes
1	FPo0 Output Pulse Width	t <sub>FPW0</sub>	239	244	249	ns	
2	FPo0 Output Delay from the FPo0 falling edge to the output frame boundary	t <sub>FODF0</sub>	117		127	ns	$C_L = 30 pF$
3	FPo0 Output Delay from the output frame boundary to the FPo0 rising edge	t <sub>FODR0</sub>	117		127	ns	
4	CKo0 Output Clock Period	t <sub>CKP0</sub>	239	244	249	ns	
5	CKo0 Output High Time	t <sub>CKH0</sub>	117		127	ns	$C_L = 30 pF$
6	CKo0 Output Low Time	t <sub>CKL0</sub>	117		127	ns	
7	CKo0 Output Rise/Fall Time	t <sub>rCK0</sub> , t <sub>fCK0</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

### AC Electrical Characteristics<sup>†</sup> - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing (Multiplied Slave Mode with more than 10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo0 Output Pulse Width	t <sub>FPW0</sub>	218	244	270	ns	
2	FPo0 Output Delay from the FPo0 falling edge to the output frame boundary	t <sub>FODF0</sub>	117		127	ns	$C_L = 30 pF$
3	FPo0 Output Delay from the output frame boundary to the FPo0 rising edge	t <sub>FODR0</sub>	97		146	ns	
4	CKo0 Output Clock Period	t <sub>CKP0</sub>	218	244	270	ns	
5	CKo0 Output High Time	t <sub>CKH0</sub>	117		127	ns	$C_L = 30 pF$
6	CKo0 Output Low Time	t <sub>CKL0</sub>	97		146	ns	
7	CKo0 Output Rise/Fall Time	t <sub>rCK0</sub> , t <sub>fCK0</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 43 - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing Diagram

### AC Electrical Characteristics<sup>†</sup> - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo1 Output Pulse Width	t <sub>FPW1</sub>	117	122	127	ns	
2	FPo1 Output Delay from the FPo1 falling edge to the output frame boundary	t <sub>FODF1</sub>	56		66	ns	C <sub>L</sub> = 30 pF
3	FPo1 Output Delay from the output frame boundary to the FPo1 rising edge	t <sub>FODR1</sub>	56		66	ns	
4	CKo1 Output Clock Period	t <sub>CKP1</sub>	117	122	127	ns	
5	CKo1 Output High Time	t <sub>CKH1</sub>	56		66	ns	$C_L = 30 pF$
6	CKo1 Output Low Time	t <sub>CKL1</sub>	56		66	ns	
7	CKo1 Output Rise/Fall Time	t <sub>rCK1</sub> , t <sub>fCK1</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

# AC Electrical Characteristics<sup>†</sup> - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing (Multiplied Slave Mode with more than 10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo1 Output Pulse Width	t <sub>FPW1</sub>	106	122	127	ns	
2	FPo1 Output Delay from the FPo1 falling edge to the output frame boundary	t <sub>FODF1</sub>	56		66	ns	$C_L = 30 pF$
3	FPo1 Output Delay from the output frame boundary to the FPo1 rising edge	t <sub>FODR1</sub>	46		66	ns	
4	CKo1 Output Clock Period	t <sub>CKP1</sub>	106	122	148	ns	
5	CKo1 Output High Time	t <sub>CKH1</sub>	46		87	ns	$C_L = 30 pF$
6	CKo1 Output Low Time	t <sub>CKL1</sub>	46		87	ns	
7	CKo1 Output Rise/Fall Time	t <sub>rCK1</sub> , t <sub>fCK1</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 44 - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing Diagram

### AC Electrical Characteristics<sup>†</sup> - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo2 Output Pulse Width	t <sub>FPW2</sub>	56	61	66	ns	
2	FPo2 Output Delay from the FPo2 falling edge to the output frame boundary	t <sub>FODF2</sub>	25		36	ns	$C_L = 30 pF$
3	FPo2 Output Delay from the output frame boundary to the FPo2 rising edge	t <sub>FODR2</sub>	25		36	ns	
4	CKo2 Output Clock Period	t <sub>CKP2</sub>	56	61	66	ns	
5	CKo2 Output High Time	t <sub>CKH2</sub>	25		36	ns	$C_L = 30 pF$
6	CKo2 Output Low Time	t <sub>CKL2</sub>	25		36	ns	
7	CKo2 Output Rise/Fall Time	t <sub>rCK2</sub> , t <sub>fCK2</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

# AC Electrical Characteristics<sup>†</sup> - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing (Multiplied Slave Mode with more than 10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo2 Output Pulse Width	t <sub>FPW2</sub>	56	61	66	ns	
2	FPo2 Output Delay from the FPo2 falling edge to the output frame boundary	t <sub>FODF2</sub>	25		36	ns	$C_L = 30 pF$
3	FPo2 Output Delay from the output frame boundary to the FPo2 rising edge	t <sub>FODR2</sub>	25		36	ns	
4	CKo2 Output Clock Period	t <sub>CKP2</sub>	47	61	76	ns	
5	CKo2 Output High Time	t <sub>CKH2</sub>	17		43	ns	$C_L = 30 pF$
6	CKo2 Output Low Time	t <sub>CKL2</sub>	17		43	ns	
7	CKo2 Output Rise/Fall Time	t <sub>rCK2</sub> , t <sub>fCK2</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 45 - FPo3 and CKo3 (32.768 MHz) Timing Diagram

# AC Electrical Characteristics<sup>†</sup> - FPo3 and CKo3 (32.768 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of jitter on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo3 Output Pulse Width	t <sub>FPW3</sub>	27	30.5	34	ns	
2	FPo3 Output Delay from the FPo3 falling edge to the output frame boundary	t <sub>FODF3</sub>	10		18	ns	C <sub>L</sub> = 30 pF
3	FPo3 Output Delay from the output frame boundary to the FPo3 rising edge	t <sub>FODR3</sub>	10		21	ns	
4	CKo3 Output Clock Period	t <sub>CKP3</sub>	27	30.5	34	ns	
5	CKo3 Output High Time	t <sub>CKH3</sub>	12		19	ns	$C_L = 30 \text{ pF}$
6	CKo3 Output Low Time	t <sub>CKL3</sub>	12		19	ns	
7	CKo3 Output Rise/Fall Time	t <sub>rCK3</sub> , t <sub>fCK3</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

### AC Electrical Characteristics<sup>†</sup> - FPo3 and CKo3 (32.768 MHz) Timing (Multiplied Slave Mode with more than 10 ns of jitter on CKi

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo3 Output Pulse Width	t <sub>FPW3</sub>	27	30.5	34	ns	
2	FPo3 Output Delay from the FPo3 falling edge to the output frame boundary	t <sub>FODF3</sub>	12		19	ns	$C_L = 30 pF$
3	FPo3 Output Delay from the output frame boundary to the FPo3 rising edge	t <sub>FODR3</sub>	12		19	ns	
4	CKo3 Output Clock Period	t <sub>CKP3</sub>	17	30.5	44	ns	
5	CKo3 Output High Time	t <sub>CKH3</sub>	5		32	ns	$C_L = 30 pF$
6	CKo3 Output Low Time	t <sub>CKL3</sub>	12		18	ns	
7	CKo3 Output Rise/Fall Time	t <sub>rCK3</sub> , t <sub>fCK3</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 46 - FPo4 and CKo4 Timing Diagram (1.544/2.048 MHz)

### AC Electrical Characteristics<sup>†</sup> - CKo4 (1.544 MHz) Timing (Only when DPLL is active)

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	CKo4 Output Clock Period	t <sub>CKP4</sub>	645		650	ns	
2	CKo4 Output High Time	t <sub>CKH4</sub>	320		327	ns	C <sub>L</sub> =30pF
3	CKo4 Output Low Time	t <sub>CKL4</sub>	320		327	ns	
4	CKo4 Output Rise/Fall Time	t <sub>rCK4</sub> , t <sub>fCK4</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

### AC Electrical Characteristics<sup>†</sup> - CKo4 (2.048 MHz) Timing (Only when DPLL is active)

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	CKo4 Output Clock Period	t <sub>CKP4</sub>	485		492	ns	
2	CKo4 Output High Time	t <sub>CKH4</sub>	241		247	ns	C <sub>L</sub> =30pF
3	CKo4 Output Low Time	t <sub>CKL4</sub>	241		247	ns	
4	CKo4 Output Rise/Fall Time	t <sub>rCK4</sub> , t <sub>fCK4</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 47 - CKo5 Timing Diagram

### AC Electrical Characteristics<sup>†</sup> - CKo5 (19.44 MHz) Timing (Only when DPLL is active)

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	FPo5 Output Pulse Width	t <sub>FPW5</sub>	49		55	ns	
2	FPo5 Output Delay from the FPo5 falling edge to the output frame boundary	t <sub>FODF5</sub>	22		28	ns	$C_L = 30pF$
3	FPo5 Output Delay from the output frame boundary to the FPo5 rising edge	t <sub>FODR5</sub>	21		32	ns	
4	CKo5 Output Clock Period	t <sub>CKP5</sub>	50		53	ns	
5	CKo5 Output High Time	t <sub>CKH5</sub>	23		27	ns	
6	CKo5 Output Low Time	t <sub>CKL5</sub>	24		28	ns	
7	CKo5 Output Rise/Fall Time	t <sub>rCK5</sub> , t <sub>fCK5</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

### AC Electrical Characteristics<sup>†</sup> - REF0-3 Reference Input to CKo Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes <sup>‡</sup>
1	Minimum input pulse width high or low	t <sub>RPMIN</sub>	16		ns	1,2,3,16
2	Input rise or fall time	t <sub>IR,(or</sub> t <sub>IF)</sub>		5	ns	
3	Input to CKo0 output delay (no input jitter) with reference	t <sub>RD</sub>			ns	
	8 k, 2 M, 4 M, 8 M and 16 MHz		-7	0		
	1.544 MHz		6	15		
	19.44 MHz		-10	-2		

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 133




Figure 48 - REF0 - 3 Reference Input/Output Timing

### AC Electrical Characteristics<sup>†</sup> - Master Mode Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes <sup>‡</sup>
1	CKo0 to CKo1 (8.192 MHz) delay	t <sub>C1D</sub>	-1	2	ns	1-5,16
2	CKo0 to CKo2 (16.384 MHz) delay	t <sub>C2D</sub>	-1	3	ns	
3	CKo0 to CKo3 (32.768 MHz/16.384 MHz/8.192 MHz/4.096 MHz) delay	t <sub>C3D</sub>	-4	0	ns	
4	CKo0 to CKo4 delay 2.048 MHz 1.544 MHz	t <sub>C4D</sub>	-2 -12	3 7	ns	
5	CKo0 to CKo5 (19.44 MHz) delay	t <sub>C5D</sub>	6	12	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

### AC Electrical Characteristics<sup>†</sup> - Divided Slave Mode Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes <sup>‡</sup>
1	CKo0 to CKo1 (8.192 MHz) delay	t <sub>C1D</sub>	-1	2	ns	1-5,16
2	CKo0 to CKo2 (16.384 MHz) delay	t <sub>C2D</sub>	-1	3	ns	
3	CKo0 to CKo3 (32.768 MHz/16.384 MHz/8.192 MHz/4.096 MHz) delay	t <sub>C3D</sub>	-2	2	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

### AC Electrical Characteristics<sup>†</sup> - Multiplied Slave Mode Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes <sup>‡</sup>
1	CKo0 to CKo1 (8.192 MHz) delay	t <sub>C1D</sub>	-1	2	ns	1-5,16
2	CKo0 to CKo2 (16.384 MHz) delay	t <sub>C2D</sub>	-1	3	ns	
3	CKo0 to CKo3 (32.768 MHz/16.384 MHz/8.192 MHz/4.096 MHz) delay	t <sub>C3D</sub>	-1	3	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 133

<sup>‡</sup> See "Performance Characteristics Notes" on page 133

<sup>‡</sup> See "Performance Characteristics Notes" on page 133




Figure 49 - Output Timing (ST-BUS Format)

### **DPLL Performance Characteristics**<sup>†</sup> - Accuracy & Switching

	Characteristics	Min.	Max.	Units	Conditions/Notes <sup>‡</sup>
1	Freerun Mode accuracy	-0.003	0	ppm	1,5,7
2	Initial Holdover Frequency Stability	-0.03	0.03	ppm	1,4,8
3	Pull-in/Hold-in range (Stratum 3)	-20	20	ppm	1,3,7,9
4	Reference Far Hysteresis Limit (Stratum 3)	-11.4	11.4	ppm	1,3,7,9,15
5	Reference Near Hysteresis Limit (Stratum 3)	-9.8	9.8	ppm	
6	Output phase continuity for reference switch <sup>1</sup>		31	ns	15
7	Normal output phase alignment speed (phase slope)		56	μs/s	10
8	Normal Phase lock time <sup>2</sup>		60	S	1,3,7,9,10,12
9	Fast phase lock time		1	s	1,3,7,9,10,11,12

<sup>1.</sup> Reference switching to normal, holdover, or freerun mode

<sup>2. -4.6</sup> to +4.6 ppm locking

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 133

### DPLL Performance Characteristics<sup>†</sup> - Output Jitter Generation (Unfiltered except for CKo5)

	Characteristics	Typ. <sup>‡</sup>	Units	Conditions/Notes*
1	Jitter at CKo0 and CKo3 (4.096 MHz)	810	ps-pp	1-6,16
2	Jitter at CKo1 and CKo3 (8.192 MHz)	800	ps-pp	
3	Jitter at CKo2 and CKo3 (16.384 MHz)	710	ps-pp	
4	Jitter at CKo3 (4.096, 8.192, 16.384, or 32.768 MHz)	670	ps-pp	
5	Jitter at CKo4 (1.544 MHz or 2.048 MHz) 1.544 MHz 2.048 MHz	1060 630	ps-pp ps-pp	
6	Jitter at CKo5 (19.44 MHz) unfiltered jitter 500 Hz - 1.3 MHz jitter 65 kHz - 1.3 MHz jitter 12 kHz - 1.3 MHz jitter	770 540 460 510	ps-pp ps-pp ps-pp ps-pp	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>†</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.


\* See "Performance Characteristics Notes" on page 133.

#### **Performance Characteristics Notes**

- † Characteristics are over recommended operating conditions unless otherwise stated.
- ‡ Typical figures are at 25°C, V<sub>DD\_CORE</sub> at 1. 8 V and V<sub>DD\_IO</sub> at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.
- 1. Jitter on master clock input (XIN) is 100 ps pp or less.
- 2. Jitter on reference input (REF0-3) is 2 ns pp or less.
- 3. Normal Mode selected.
- 4. Holdover Mode selected.
- 5. Freerun Mode selected.
- 6. Jitter is measured without an output filter.
- 7. Accuracy of master clock input (XIN) is 0 ppm.
- 8. Accuracy of master clock input (XIN) is 100 ppm.
- 9. Capture range is programmed to +/-20 ppm; inaccuracy of XIN shifts this range.
- 10. Phase alignment speed (phase slope) is programmed to 7 ns/125  $\mu s$ .
- 11. Fast lock is enabled.
- 12. Low pass filter is programmed to 1.9 Hz.
- 13. Applies to all programmable low pass filter selections of 1.9 Hz and above.
- 14. Any input reference switch or state switch (e.g.; REF0 to REF3, Normal to Holdover, etc.).
- 15. Auto-holdover is programmed to 9.913 ppm & 11.287 ppm.
- 16. 30 pF load on output pin.


#### TOP VIEW

#### BOTTOM VIEW



	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	_
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	А
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	В
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	С
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	E
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	F
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	G
Ε —					_		0		_	_		_					Н
-							0										J
1	-	-	-	-	•	•	0	-		-		-	-	-	-		K
	-	-	-	-	-	-	0	-	_	-	-	-	_	-	-	-	L
							0		ı								М
							0										N
							0										P
							0										R
	0	0	0	0	0	0	0	0	0	0	0	0	<b>(</b>	<del>()</del>	0	0	T
												_	$^{\dagger}$	$\top$			ĺ
									•			e.		-	-		
ļ-							-	[	)	-							-

<u> DIMENSION</u>	MIN	MAX					
Α	1.42	1.80					
A1	0.30	0.50					
A2	0.85	REF					
D	16.80	17.20					
D1	14.80	15.20					
Е	16.80	17.20					
E1	14.80	15.20					
b	0.40	0.60					
е	1.00						
N	256						
Conform	s to JEDEC	MS-034					




#### NOTES: -

- Controlling dimensions are in MM.
   Seating plane is defined by the spherical crown of the solder balls.
- 3. Not to scale.
- 4. N is the number of solder balls
- 5. Substrate thickness is 0.36 MM.

© Zarlink Semiconductor 2003 All rights reserved.									
ISSUE	1								
ACN	214440								
DATE	26June03								
APPRD.									



	Package Code GA
Previous package codes	Package Outline for
BP/G	256ball BGA 17x17x1.61mm
	GPD00842



	Control D	imensions		Altern. Di	m ensions				
Symbol	in milli	metres		in in	ches				
	MIN	MAX		MIN	MAX				
Α	_	1.60		_	0.063				
A1	0.05	0.15		0.002	0.006				
A2	1.35	1.45		0.053	0.057				
D	30.00	BSC		1.181	BSC				
D1	28.00	BSC		1.102 BSC					
E	30.00	BSC		1.181 BSC					
E1	28.00	BSC		1.102 BSC					
L	0.45	0.75		0.018	0.029				
е	0.40	BSC		0.016 BSC					
b	0.13	0.23		0.005	0.009				
С	0.09	0.20		0.003	0.008				
		Pin	feat	ures	-				
N		256							
ND	64								
NE	64								
NOTE		SQL	JARE						

Conforms to JEDEC MS-026 BJC Iss. D

#### Notes:

- 1. Pin 1 indicator may be a corner chamfer, dot or both, located within a zone of dimension  $E1/4 \times D1/4$  from the index corner
- 2. All dimensioning and tolerancing conform to ANSI Y14.5—1982.
- 3. Dimensions D1 and E1 do not include mold protrusion allowable mold protrusion is 0.254 mm on D1 and E1 dimensions.
- 4. "N" is the total number of terminals
- 5. Package top dimensions are smaller than bottom dimensions and top of package will not overhang bottom of package
- 6. Dimension b does not include Dambar protrusion.
- 7. Controlling Dimensions are in Millimeter
- 8. At is defined as the distance from the seating plane to the lowest point of the package body

© Zarlink Semiconductor 2003 All rights reserved.					<u> </u>		Package Code
ISSUE	1	2	3	4	ZARLINK SEMICONDUCTOR	Previous package codes	Package Outline for 256 lead
ACN	214172	214382				GP	LQFP (28 x 28 x 1.4mm) 2.0mm Footprint
DATE	27Mar03	12June03			321112311331		2.611111 1 66 (p) 1111
APPRD.							GPD00837



# For more information about all Zarlink products visit our Web Site at www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's l2C components conveys a license under the Philips l2C Patent rights to use these components in an l2C System, provided that the system conforms to the l2C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo and the Legerity logo and combinations thereof, VoiceEdge, VoicePort, SLAC, ISLIC, ISLAC and VoicePath are trademarks of Zarlink Semiconductor Inc.

TECHNICAL DOCUMENTATION - NOT FOR RESALE