

Configurable Multifunction Gate

NL7SZ57

The NL7SZ57 is an advanced high-speed CMOS multifunction gate. The device allows the user to choose logic functions AND, OR, NAND, NOR, XNOR, INVERT and BUFFER. The device has Schmitt-trigger inputs, thereby enhancing noise immunity.


Features

- Designed for 1.65 V to 5.5 V V_{CC} Operation
- 3.3 ns t_{PD} at V_{CC} = 5 V (Typ)
- Inputs/Outputs Overvoltage Tolerant up to 5.5 V
- I_{OFF} Supports Partial Power Down Protection
- Sink 24 mA at 3.0 V
- Chip Complexity < 100 FETs
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant


MARKING DIAGRAMS



SC-88/SC70-6/
SOT-363
CASE 419B-02




SC-74
CASE 318F-05



UDFN6, 1.45x1.0, 0.5P
CASE 517AQ



UDFN6, 1x1, 0.35P
CASE 517BX



XXX = Specific Device Code
M = Date Code*
■ = Pb-Free Package

(Note: Microdot may be in either location or may not be present)

*Date Code orientation and/or position may vary depending upon manufacturing location.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

NL7SZ57




Figure 1. Pinout (Top View)




Figure 2. Function Diagram

PIN ASSIGNMENT

Pin	Function
1	B
2	GND
3	A
4	Y
5	V _{CC}
6	C

FUNCTION TABLE*

Input			Output
A	B	C	Y
L	L	L	H
L	L	H	L
L	H	L	H
L	H	H	H
H	L	L	L
H	L	H	L
H	H	L	L
H	H	H	H

*To select a logic function, please refer to “Logic Configurations section”.

LOGIC CONFIGURATIONS




Figure 3. 2–Input AND (When A = “H”)




Figure 4. 2–Input NAND with input B inverted
(When A = “L”)




Figure 5. 2–Input NAND with Input C
Inverted (When B = “H”)




Figure 6. 2–Input NOR (When B = “L”)




Figure 7. 2–Input XNOR (When A = B)




Figure 8. Inverter (When B = C = “L”)




Figure 9. Buffer (When A = “L” and C = “H”)

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	DC Supply Voltage (NLV)	-0.5 to +7.0 -0.5 to +6.5	V
V_{IN}	DC Input Voltage (NLV)	-0.5 to +7.0 -0.5 to +6.5	V
V_{OUT}	DC Output Voltage (NLV) Active–Mode (High or Low State) Tri–State Mode (Note 1) Power–Down Mode ($V_{CC} = 0$ V)	-0.5 to $V_{CC} + 0.5$ -0.5 to +7.0 -0.5 to +7.0	V
	DC Output Voltage Active–Mode (High or Low State) Tri–State Mode (Note 1) Power–Down Mode ($V_{CC} = 0$ V)	-0.5 to $V_{CC} + 0.5$ -0.5 to +6.5 -0.5 to +6.5	V
I_{IK}	DC Input Diode Current $V_{IN} < GND$	-50	mA
I_{OK}	DC Output Diode Current $V_{OUT} < GND$	-50	mA
I_{OUT}	DC Output Source/Sink Current	± 50	mA
I_{CC} or I_{GND}	DC Supply Current per Supply Pin or Ground Pin	± 100	mA
T_{STG}	Storage Temperature Range	-65 to +150	°C
T_L	Lead Temperature, 1 mm from Case for 10 Secs	260	°C
T_J	Junction Temperature Under Bias	+150	°C
θ_{JA}	Thermal Resistance (Note 2) SC–88 SC–74 UDFN6	377 320 154	°C/W
P_D	Power Dissipation in Still Air SC–88 SC–74 UDFN6	332 390 812	mW
MSL	Moisture Sensitivity	Level 1	
F_R	Flammability Rating Oxygen Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in	
V_{ESD}	ESD Withstand Voltage (Note 3) Human Body Mode Charged Device Model (NLV) Charged Device Model	>2000 >200 N/A	V
$I_{LATCHUP}$	Latchup Performance (Note 4) (NLV)	± 500 ± 100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Applicable to devices with outputs that may be tri–stated.
2. Measured with minimum pad spacing on an FR4 board, using 10 mm–by–1 inch, 2 ounce copper trace no air flow per JESD51–7.
3. CDM tested to EIA/JESD22–C101–F. JEDEC recommends that ESD qualification to EIA/JESD22–A115–A (Machine Model) be discontinued per JEDEC/JEP172A.
4. Tested to EIA/JESD78 Class II.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V_{CC}	Positive DC Supply Voltage	1.65	5.5	V
V_{IN}	DC Input Voltage	0	5.5	V
V_{OUT}	DC Output Voltage Active–Mode (High or Low State) Tri–State Mode (Note 1) Power–Down Mode ($V_{CC} = 0$ V)	0 0 0	V_{CC} 5.5 5.5	V
	Operating Free–Air Temperature	-55	+125	°C
t_r, t_f	Input Rise or Fall Rate $V_{CC} = 1.65$ V to 1.95 V $V_{CC} = 2.3$ V to 2.7 V $V_{CC} = 3.0$ V to 3.6 V $V_{CC} = 4.5$ V to 5.5 V	0 0 0 0	No Limit No Limit No Limit No Limit	nS/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Condition	V _{CC} (V)	T _A = 25°C			-40°C ≤ T _A ≤ 85°C		-55°C ≤ T _A ≤ 125°C		Unit
				Min	Typ	Max	Min	Max	Min	Max	
V _{T+}	Positive Input Threshold Voltage (NLV)		1.65	0.79	—	1.16	—	1.16	—	1.16	V
			2.3	1.11	—	1.56	—	1.56	—	1.56	
			3.0	1.5	—	1.87	—	1.87	—	1.87	
			4.5	2.16	—	2.74	—	2.74	—	2.74	
			5.5	2.61	—	3.33	—	3.33	—	3.33	
	Positive Input Threshold Voltage		1.65	—	—	1.4	—	1.4	—	1.4	V
			2.3	—	—	1.8	—	1.8	—	1.8	
			3.0	—	—	2.2	—	2.2	—	2.2	
			4.5	—	—	3.1	—	3.1	—	3.1	
			5.5	—	—	3.6	—	3.6	—	3.6	
V _{T-}	Negative Input Threshold Voltage (NLV)		1.65	0.35	—	0.62	0.35	—	0.35	—	V
			2.3	0.58	—	0.87	0.58	—	0.58	—	
			3.0	0.84	—	1.19	0.84	—	0.84	—	
			4.5	1.41	—	1.9	1.41	—	1.41	—	
			5.5	1.78	—	2.2	1.78	—	1.78	—	
	Negative Input Threshold Voltage		1.65	0.2	—	—	0.2	—	0.2	—	V
			2.3	0.4	—	—	0.4	—	0.4	—	
			3.0	0.6	—	—	0.6	—	0.6	—	
			4.5	1.0	—	—	1.0	—	1.0	—	
			5.5	1.2	—	—	1.2	—	1.2	—	
V _H	Negative Input Threshold Voltage (NLV)		1.65	0.3	—	0.62	0.3	0.62	0.3	0.62	V
			2.3	0.4	—	0.8	0.4	0.8	0.4	0.8	
			3.0	0.53	—	0.87	0.53	0.87	0.53	0.87	
			4.5	0.71	—	1.04	0.71	1.04	0.71	1.04	
			5.5	0.8	—	1.2	0.8	1.2	0.8	1.2	
	Negative Input Threshold Voltage		1.65	0.1	0.1	0.9	0.48	0.9	0.1	0.9	V
			2.3	0.25	0.25	1.1	0.75	1.1	0.25	1.1	
			3.0	0.4	0.4	1.2	0.93	1.2	0.4	1.2	
			4.5	0.6	0.6	1.5	1.2	1.5	0.6	1.5	
			5.5	0.7	0.7	1.7	1.4	1.7	0.7	1.7	
V _{OH}	High-Level Output Voltage V _{IN} = V _{IH} or V _{IL}	I _{OH} = -50 µA	1.65 to 5.5	V _{CC} - 0.1	V _{CC}	—	V _{CC} - 0.1	—	V _{CC} - 0.1	—	V
		I _{OH} = -4 mA	1.65	1.20	1.52	—	1.20	—	1.20	—	
		I _{OH} = -8 mA	2.3	1.9	2.1	—	1.9	—	1.9	—	
		I _{OH} = -16 mA	3	2.4	2.7	—	2.4	—	2.4	—	
		I _{OH} = -24 mA	3	2.3	2.5	—	2.3	—	2.3	—	
		I _{OH} = -32 mA	4.5	3.8	4	—	3.8	—	3.8	—	

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Condition	V _{CC} (V)	T _A = 25°C			-40°C ≤ T _A ≤ 85°C		-55°C ≤ T _A ≤ 125°C		Unit
				Min	Typ	Max	Min	Max	Min	Max	
V _{OL}	Low-Level Output Voltage V _{IN} = V _{IH} or V _{IL}	I _{OL} = 100 μA	1.65 to 5.5	—	—	0.1	—	0.1	—	0.1	V
		I _{OL} = 4 mA	1.65	—	0.08	0.45	—	0.45	—	0.45	
		I _{OL} = 8 mA	2.3	—	0.2	0.3	—	0.3	—	0.4	
		I _{OL} = 16 mA	3	—	0.28	0.4	—	0.4	—	0.5	
		I _{OL} = 24 mA	3	—	0.38	0.55	—	0.55	—	0.55	
		I _{OL} = 32 mA	4.5	—	0.42	0.55	—	0.55	—	0.65	
I _{IN}	Input Leakage Current	V _{IN} = 5.5 V or GND	1.65 to 5.5	—	—	+0.1	—	+1.0	—	+1.0	μA
I _{OFF}	Power Off Leakage Current	V _{IN} = 5.5 V or V _{OUT} = 5.5 V	0	—	—	1.0	—	10	—	10	μA
I _{CC}	Quiescent Supply Current	V _{IN} = 5.5 V or GND	5.5	—	—	1.0	—	10	—	10	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Condition	V _{CC} (V)	T _A = 25°C			-40°C ≤ T _A ≤ 85°C		-55°C ≤ T _A ≤ 125°C		Unit
				Min	Typ	Max	Min	Max	Min	Max	
t _{PLH} , t _{PHL}	Propagation Delay, (A or B or C) to Y (Figures 10 and 11)	R _L = 1 kΩ, C _L = 30 pF	1.65 to 1.95	—	8.6	14.4	—	14.4	—	14.4	ns
		R _L = 500 Ω, C _L = 30 pF	2.3 to 2.7	—	5.1	8.3	—	8.3	—	8.3	
		R _L = 500 Ω, C _L = 50 pF	3.0 to 3.6	—	3.9	6.3	—	6.3	—	6.3	
			4.5 to 5.5	—	3.3	5.1	—	5.1	—	5.1	

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
C _{IN}	Input Capacitance	V _{CC} = 5.5 V, V _{IN} = 0 V or V _{CC}	2.5	pF
C _{OUT}	Output Capacitance	V _{CC} = 5.5 V, V _{IN} = 0 V or V _{CC}	4.0	pF
C _{PD}	Power Dissipation Capacitance (Note 5)	10 MHz, V _{CC} = 3.3 V, V _{IN} = 0 V or V _{CC} 10 MHz, V _{CC} = 5.0 V, V _{IN} = 0 V or V _{CC}	16 19.5	pF

5. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}. C_{PD} is used to determine the no-load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.



C_L includes probe and jig capacitance

R_T is Z_{OUT} of pulse generator (typically 50 Ω)

$f = 1$ MHz

Figure 10. Test Circuit

Test	Switch Position	C_L , pF	R_L , Ω	R_1 , Ω
t_{PLH} / t_{PHL}	Open	See AC Characteristics Table		
t_{PLZ} / t_{PZL}	$2 \times V_{CC}$	50	500	500
t_{PHZ} / t_{PZH}	GND	50	500	500

X = Don't Care





Figure 11. Switching Waveforms

V_{CC} , V	V_{mi} , V	V_{mo} , V		V_Y , V
		t_{PLH}, t_{PHL}	$t_{PLZ}, t_{PZL}, t_{PZH}, t_{PHZ}$	
1.65 to 1.95	$V_{CC} / 2$	$V_{CC} / 2$	$V_{CC} / 2$	0.15
2.3 to 2.7	$V_{CC} / 2$	$V_{CC} / 2$	$V_{CC} / 2$	0.15
3.0 to 3.6	$V_{CC} / 2$	$V_{CC} / 2$	$V_{CC} / 2$	0.3
4.5 to 5.5	$V_{CC} / 2$	$V_{CC} / 2$	$V_{CC} / 2$	0.3

ORDERING INFORMATION

Device	Package	Specific Device Code	Pin 1 Orientation (See below)	Shipping [†]
NL7SZ57DFT2G	SC-88 (Pb-Free)	MN	Q4	3000 / Tape & Reel
NL7SZ57DFT2G-L22348**	SC-88 (Pb-Free)	MN	Q4	3000 / Tape & Reel
NLV7SZ57DFT2G*	SC-88 (Pb-Free)	MN	Q4	3000 / Tape & Reel
NL7SZ57DBVT1G	SC-74 (Pb-Free)	AL	Q4	3000 / Tape & Reel
NL7SZ57MU1TCG (In Development)	UDFN6, 1.45 x 1.0, 0.5P (Pb-Free)	TBD	Q4	3000 / Tape & Reel
NL7SZ57MU3TCG (In Development)	UDFN6, 1.0 x 1.0, 0.35P (Pb-Free)	P (Rotated 270° CW)	Q4	3000 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.

** Please refer to NLV specifications for this device.

Pin 1 Orientation in Tape and Reel

Direction of Feed



MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS


onsemiTM



SCALE 2:1

SC-74
CASE 318F
ISSUE P

DATE 07 OCT 2021




NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994
2. CONTROLLING DIMENSION: INCHES
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL.

DIM	MILLIMETERS			INCHES		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.90	1.00	1.10	0.035	0.039	0.043
A1	0.01	0.06	0.10	0.001	0.002	0.004
b	0.25	0.37	0.50	0.010	0.015	0.020
c	0.10	0.18	0.26	0.004	0.007	0.010
D	2.90	3.00	3.10	0.114	0.118	0.122
E	1.30	1.50	1.70	0.051	0.059	0.067
e	0.85	0.95	1.05	0.034	0.037	0.041
H _E	2.50	2.75	3.00	0.099	0.108	0.118
L	0.20	0.40	0.60	0.008	0.016	0.024
M	0°	---	10°	0°	---	10°


**GENERIC
MARKING DIAGRAM***



XXX = Specific Device Code
M = Date Code
■ = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.



* For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

SOLDERING FOOTPRINT

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:	STYLE 6:
PIN 1. CATHODE	PIN 1. NO CONNECTION	PIN 1. Emitter 1	PIN 1. Collector 2	PIN 1. CHANNEL 1	PIN 1. CATHODE
2. ANODE	2. COLLECTOR	2. BASE 1	2. Emitter 1/Emitter 2	2. ANODE	2. ANODE
3. CATHODE	3. Emitter	3. COLLECTOR 2	3. COLLECTOR 1	3. CHANNEL 2	3. CATHODE
4. CATHODE	4. NO CONNECTION	4. Emitter 2	4. Emitter 3	4. CHANNEL 3	4. CATHODE
5. ANODE	5. COLLECTOR	5. BASE 2	5. BASE 1/BASE 2/Collector 3	5. CATHODE	5. CATHODE
6. CATHODE	6. BASE	6. COLLECTOR 1	6. BASE 3	6. CHANNEL 4	6. CATHODE

STYLE 7:	STYLE 8:	STYLE 9:	STYLE 10:	STYLE 11:
PIN 1. SOURCE 1	PIN 1. Emitter 1	PIN 1. Emitter 2	PIN 1. ANODE/CATHODE	PIN 1. Emitter
2. GATE 1	2. BASE 2	2. BASE 2	2. BASE	2. BASE
3. DRAIN 2	3. COLLECTOR 2	3. COLLECTOR 1	3. Emitter	3. ANODE/CATHODE
4. SOURCE 2	4. Emitter 2	4. Emitter 1	4. Collector	4. ANODE
5. GATE 2	5. BASE 1	5. BASE 1	5. ANODE	5. CATHODE
6. DRAIN 1	6. COLLECTOR 1	6. COLLECTOR 2	6. CATHODE	6. COLLECTOR

DOCUMENT NUMBER:	98ASB42973B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SC-74	PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

MECHANICAL CASE OUTLINE


PACKAGE DIMENSIONS

ON Semiconductor®



SC-88/SC70-6/SOT-363
CASE 419B-02
ISSUE Y

DATE 11 DEC 2012




NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END.
4. DIMENSIONS D AND E1 AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AND DATUM H.
5. DATUMS A AND B ARE DETERMINED AT DATUM H.
6. DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP.
7. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION b AT MAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	---	---	1.10	---	---	0.043
A1	0.00	---	0.10	0.000	---	0.004
A2	0.70	0.90	1.00	0.027	0.035	0.039
b	0.15	0.20	0.25	0.006	0.008	0.010
C	0.08	0.15	0.22	0.003	0.006	0.009
D	1.80	2.00	2.20	0.070	0.078	0.086
E	2.00	2.10	2.20	0.078	0.082	0.086
E1	1.15	1.25	1.35	0.045	0.049	0.053
e	0.65	BSC	0.66	0.026	BSC	0.026
L	0.26	0.36	0.46	0.010	0.014	0.018
L2	0.15	BSC	0.16	0.006	BSC	0.006
aaa	0.15	0.15	0.15	0.006	0.006	0.006
bbb	0.30	0.30	0.30	0.012	0.012	0.012
ccc	0.10	0.10	0.10	0.004	0.004	0.004
ddd	0.10	0.10	0.10	0.004	0.004	0.004

GENERIC MARKING DIAGRAM*



XXX = Specific Device Code

M = Date Code*

▪ = Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation and/or position may vary depending upon manufacturing location.

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SC-88/SC70-6/SOT-363	PAGE 1 OF 2

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SC-88/SC70-6/SOT-363

CASE 419B-02

ISSUE Y

DATE 11 DEC 2012

STYLE 1: PIN 1. Emitter 2 2. Base 2 3. Collector 1 4. Emitter 1 5. Base 1 6. Collector 2	STYLE 2: Cancelled	STYLE 3: Cancelled	STYLE 4: PIN 1. Cathode 2. Cathode 3. Collector 4. Emitter 5. Base 6. Anode	STYLE 5: PIN 1. Anode 2. Anode 3. Collector 4. Emitter 5. Base 6. Cathode	STYLE 6: PIN 1. Anode 2 2. N/C 3. Cathode 1 4. Anode 1 5. N/C 6. Cathode 2
STYLE 7: PIN 1. Source 2 2. Drain 2 3. Gate 1 4. Source 1 5. Drain 1 6. Gate 2	STYLE 8: Cancelled	STYLE 9: PIN 1. Emitter 2 2. Emitter 1 3. Collector 1 4. Base 1 5. Base 2 6. Collector 2	STYLE 10: PIN 1. Source 2 2. Source 1 3. Collector 1 4. Drain 1 5. Drain 2 6. Gate 2	STYLE 11: PIN 1. Cathode 2 2. Cathode 2 3. Anode 1 4. Cathode 1 5. Cathode 1 6. Anode 2	STYLE 12: PIN 1. Anode 2 2. Anode 2 3. Cathode 1 4. Anode 1 5. Anode 1 6. Cathode 2
STYLE 13: PIN 1. Anode 2. N/C 3. Collector 4. Emitter 5. Base 6. Cathode	STYLE 14: PIN 1. Vref 2. GND 3. GND 4. Iout 5. Ven 6. Vcc	STYLE 15: PIN 1. Anode 1 2. Anode 2 3. Anode 3 4. Cathode 3 5. Cathode 2 6. Cathode 1	STYLE 16: PIN 1. Base 1 2. Emitter 2 3. Collector 2 4. Base 2 5. Emitter 1 6. Collector 1	STYLE 17: PIN 1. Base 1 2. Emitter 1 3. Collector 2 4. Base 2 5. Emitter 2 6. Collector 1	STYLE 18: PIN 1. Vin1 2. Vcc 3. Vout2 4. Vin2 5. Gnd 6. Vout1
STYLE 19: PIN 1. Iout 2. Gnd 3. Gnd 4. Vcc 5. Ven 6. Vref	STYLE 20: PIN 1. Collector 2. Collector 3. Base 4. Emitter 5. Collector 6. Collector	STYLE 21: PIN 1. Anode 1 2. N/C 3. Anode 2 4. Cathode 2 5. N/C 6. Cathode 1	STYLE 22: PIN 1. D1 (i) 2. Gnd 3. D2 (i) 4. D2 (c) 5. Vbus 6. D1 (c)	STYLE 23: PIN 1. Vn 2. Ch1 3. Vp 4. N/C 5. Ch2 6. N/C	STYLE 24: PIN 1. Cathode 2. Anode 3. Cathode 4. Cathode 5. Cathode 6. Cathode
STYLE 25: PIN 1. Base 1 2. Cathode 3. Collector 2 4. Base 2 5. Emitter 6. Collector 1	STYLE 26: PIN 1. Source 1 2. Gate 1 3. Drain 2 4. Source 2 5. Gate 2 6. Drain 1	STYLE 27: PIN 1. Base 2 2. Base 1 3. Collector 1 4. Emitter 1 5. Emitter 2 6. Collector 2	STYLE 28: PIN 1. Drain 2. Drain 3. Gate 4. Source 5. Drain 6. Drain	STYLE 29: PIN 1. Anode 2. Anode 3. Collector 4. Emitter 5. Base/Anode 6. Cathode	STYLE 30: PIN 1. Source 1 2. Drain 2 3. Drain 2 4. Source 2 5. Gate 1 6. Drain 1

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SC-88/SC70-6/SOT-363	PAGE 2 OF 2

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT

North American Technical Support:

Voice Mail: 1 800-282-9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

