www.ti.com

16-Channel, Constant-Current LED Driver with Pre-Charge FET

Check for Samples: TLC59283

FEATURES

- 16-Channel, Constant-Current Sink Output with On and Off Control
- Constant-Current Sink Capability: 35 mA (V_{CC} ≤ 3.6 V), 45 mA (V_{CC} > 3.6 V)
- LED Power-Supply Voltage: Up to 10 V
- V_{CC} = 3 V to 5.5 V
- Constant-Current Accuracy:
 - Channel-to-Channel:±1.4% (typ), ±3% (max)
 - Device-to-Device: ±2% (typ), ±4% (max)
- CMOS Logic Level I/O
- Data Transfer Rate: 35 MHz
- . BLANK Pulse Width: 50 ns
- Pre-Charge FET for Ghosting Reduction
- Grouped Switching Delay for Noise Reduction
- Operating Temperature: -40°C to +85°C


APPLICATIONS

- Video Displays
- Message Boards

DESCRIPTION

The TLC59283 is a 16-channel, constant-current sink light-emitting diode (LED) driver. Each channel can be individually controlled with a simple serial communications protocol that is compatible with 3.3-V or 5-V CMOS logic levels, depending on the operating VCC. When the serial data buffer is loaded, a LAT rising edge transfers the data to the OUT*n* outputs. The BLANK pin can be used to turn off all OUT*n* outputs during power-on and output data latching to prevent unwanted image displays during these times. The constant-current value of all 16 channels is set by a single external resistor.

Each constant-current output has a pre-charge fieldeffect transistor (FET) that can reduce ghosting on the multiplexing (dynamic) drive LED display. Multiple TLC59283s can be cascaded together to control additional LEDs from the same processor.



Typical Application Circuit (Multiple Daisy-Chained TLC59283s)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE AND ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY	
TI (CE0000	SSOP-24 and QSOP-24	TLC59283DBQR	Tape and Reel, 2500	
TLC59283	SSOP-24 and QSOP-24	TLC59283DBQ	Tube, 50	
TI (CE0000	OFN 24	TLC59283RGER	Tape and Reel, 3000	
TLC59283	QFN-24	TLC59283RGE	Tape and Reel, 250	

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)(2)

Over operating free-air temperature range, unless otherwise noted.

			VAL	UE	UNIT
			MIN	MAX	UNII
	V _{CC}	Supply	-0.3	+6	V
Voltage	V _{IN}	Input range, SIN, SCLK, LAT, BLANK, IREF	-0.3	$V_{CC} + 0.3$	V
Voltage	V _{OUT}	Output range, SOUT	-0.3	$V_{CC} + 0.3$	V
		Output range, OUT0 to OUT15	-0.3	+11	V
Current	I _{OUT}	Output (dc), OUT0 to OUT15		+50	mA
Tomporeture	$T_{J(MAX)}$	Operating junction		+150	°C
Temperature	T _{stg}	Storage range	- 55	+150	°C
Clastrostatia dia sharaa ratinga	ESD	Human body model (HBM)		3000	V
Electrostatic discharge ratings	ESD	Charged device model (CDM)		2000	V

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

THERMAL INFORMATION

		TLC	59283	
	THERMAL METRIC ⁽¹⁾	DBQ	RGE	UNITS
		24 PINS	24 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	91.5	42.9	
θ_{JCtop}	Junction-to-case (top) thermal resistance	55.2	55.3	
θ_{JB}	Junction-to-board thermal resistance	44.9	21.7	90044
Ψ_{JT}	Junction-to-top characterization parameter	16.8	1.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	44.5	21.8	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	8.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ All voltage values are with respect to network ground terminal.

www.ti.com

RECOMMENDED OPERATING CONDITIONS

At $T_A = -40$ °C to +85°C, unless otherwise noted.

				TLC59	283		
	PARAMETER	2	TEST CONDITIONS	MIN	MAX	UNIT	
DC CHARA	CTERISTICS (V _{CC} = 3	V to 5.5 V)			-		
V _{CC}	Supply voltage			3	5.5	V	
Vo	Voltage applied to o	utput	OUT0 to OUT15		10	V	
V _{IH}	land to the sec	High	SIN, SCLK, LAT, BLANK	0.7 × V _{CC}	V _{CC}	V	
V _{IL}	Input voltage	Low	SIN, SCLK, LAT, BLANK	GND	0.3 × V _{CC}	V	
Іон	Outrast summent	High	SOUT		-2	mA	
loL	Output current	Low	SOUT		2	mA	
•	Constant subset state		OUT0 to OUT15, 3 V ≤ V _{CC} ≤ 3.6 V	2	35	mA	
l _{OLC}	Constant output sink	current	OUT0 to OUT15, 3.6 V < V _{CC} ≤ 5.5 V	2	45	mA	
T _A	T	Operating free-air		-40	+85	°C	
TJ	Temperature range	Operating junction		-40	+125	°C	
AC CHARA	CTERISTICS (V _{CC} = 3	V to 5.5 V)					
f _{CLK} (SCLK)	Data shift clock frequency	uency	SCLK		35	MHz	
t _{WH0}			SCLK	10		ns	
twLo			SCLK	10		ns	
t _{WH1}	Pulse duration		LAT	20		ns	
WH2			BLANK	100		ns	
t _{WL2}			BLANK	50		ns	
t _{suo}	Satura timo		SIN↑↓ – SCLK↑	4		ns	
SU1	Setup time		LAT↓ - SCLK↑	10		ns	
·H0	Hold time		SIN↑↓ – SCLK↑	4		ns	
t _{H1}	Hold liffle		LAT↓ – SCLK↑	10		ns	

Product Folder Links: TLC59283

Copyright © 2012, Texas Instruments Incorporated



ELECTRICAL CHARACTERISTICS

All minimum and maximum specifications are at $T_A = -40$ °C to +85°C and $V_{CC} = 3$ V to 5.5 V, unless otherwise noted. Typical specifications are at $T_A = +25$ °C and $V_{CC} = 3.3$ V.

						TLC59283		
	PARAMETE	R	TEST CONDITIONS	MIN TYP		MAX	UNIT	
V _{OH}	0	High	I _{OH} = -2 mA at SOUT		V _{CC} - 0.4		V _{CC}	V
V _{OL}	Output voltage	Low	I _{OL} = 2 mA at SOUT				0.4	V
V_{PCHG}	Pre-charged vol	tage	I _O = -10 μA		V _{CC} - 2.0	V _{CC} - 1.4	V _{CC} - 0.8	V
V _{IREF}	Reference volta	ge output	$R_{IREF} = 1.5 \text{ k}\Omega, T_A = +25^{\circ}\text{C}$			1.208		V
I _{IN}	Input current		V _{IN} = V _{CC} or GND at SIN and SCLK		-1		1	μA
I _{CC0}			SIN, SCLK, LAT = GND, BLANK = V _{OUTn} = V	CC, R _{IREF} = open		1	2	mA
I _{CC1}			SIN, SCLK, LAT = GND, BLANK = $V_{OUTn} = V_{RIREF} = 3 \text{ k}\Omega \text{ (I}_{OUT} = 17.6 \text{ mA target)}$	′cc,		3	4	mA
I _{CC2}	Supply current (V _{CC})	All OUT n = ON, SIN, SCLK, LAT, BLANK = OV NOUT n = 0.8 V, R _{IREF} = 3 k Ω		7	9	mA	
I _{CC3}			All OUT n = ON, SIN, SCLK, LAT, BLANK = OV NOUT n = 0.8 V, R _{IREF} = 1.5 k Ω (IOUT = 35.3 m $_{\odot}$		8	11	mA	
I _{OLC}	Constant output	current	All OUT n = ON, $V_{OUTn} = V_{OUTfix} = 0.8 \text{ V}$, R_{IRE} $T_A = +25^{\circ}\text{C}$ (see Figure 8)	32.9	35.3	37.7	mA	
				T _J = +25°C			0.1	μA
I _{OLKG0}	Output leakage	current	All OUT n = OFF, V _{OUTn} = V _{OUTfix} = 10 V, BLANK = V _{CC} , R _{IREF} = 1.5 k Ω (see Figure 8) T_J = +85°C T_J = +125°C	T _J = +85°C			0.2	μA
					0.07	0.5	μA	
ΔI_{OLC0}	Constant-	Channel-to- channel ⁽¹⁾	All OUT n = ON, $V_{OUTn} = V_{OUTfix} = 0.8 \text{ V}$, R_{IRE} $T_A = +25^{\circ}\text{C}$ (see Figure 8)	$_{F}$ = 1.5 k Ω ,		±1.4	±3	%
ΔI _{OLC1}	current error	Device-to- device ⁽²⁾	All OUT n = ON, $V_{OUTn} = V_{OUTfix} = 0.8 \text{ V}$, R_{IRE} $T_A = +25^{\circ}\text{C}$ (see Figure 8)	$_{F}$ = 1.5 k Ω ,		±2	±4	%
ΔI _{OLC2}	Line regulation (3	3)	All OUT n = ON, $V_{OUTn} = V_{OUTfix} = 0.8 \text{ V}$, R_{IRE} $V_{CC} = 3 \text{ V}$ to 5.5 V		±0.05	±1	%/V	
ΔI _{OLC3}	Load regulation	(4)	All OUT n = ON, V_{OUTn} = 0.8 V to 3 V, V_{OUTfix} R_{IREF} = 1.5 k Ω		±0.5	±1	%/V	
R _{PUP}	Danistan	Pull-up	BLANK		250	500	750	kΩ
R _{PDWN}	Resistor	Pull-down	LAT		250	500	750	kΩ
R _{PCHG}	Pre-charge FET	on-resistance	VCC = 5.0 V, V _{OUTn} = 0 V, OUT0 to OUT15, BLANK = V _{CC} , T _A = +25°C			3	6	kΩ

(1) The deviation of each output from the average of OUT0 to OUT15 constant-current. Deviation is calculated by the formula:

Product Folder Links: TLC59283

$$\Delta \text{ (\%)} = \begin{bmatrix} \frac{I_{\text{OUTn}}}{(I_{\text{OUT0}} + I_{\text{OUT1}} + ... + I_{\text{OUT14}} + I_{\text{OUT15}})} - 1 \\ \hline 16 \end{bmatrix} \times 100$$

The deviation of the OUT0 to OUT15 constant-current average from the ideal constant-current value. Deviation is calculated by the following formula:

$$\Delta \text{ (\%)} = \left[\frac{\frac{(I_{\text{OUT0}} + I_{\text{OUT1}} + \dots I_{\text{OUT14}} + I_{\text{OUT15}})}{16} - \text{(Ideal Output Current)}}{Ideal Output Current} \right] \times 100$$

Ideal current is calculated by the formula:

$$I_{OUT(IDEAL)} = 43.8 \times \left[\frac{1.208 \text{ V}}{R_{IREF}} \right]$$

Ideal current is calculated by the formula:
$$I_{OUT(IDEAL)} = 43.8 \times \left[\frac{1.208 \text{ V}}{R_{IREF}} \right]$$
(3) Line regulation is calculated by this equation:
$$\Delta \text{ (\%/V)} = \left[\frac{(I_{OUTn} \text{ at V}_{CC} = 5.5 \text{ V}) - (I_{OUTn} \text{ at V}_{CC} = 3 \text{ V})}{(I_{OUTn} \text{ at V}_{CC} = 3 \text{ V})} \right] \times \frac{100}{5.5 \text{ V} - 3 \text{ V}}$$

(4) Load regulation is calculated by the equation:

$$\Delta \text{ (\%/V)} = \left(\frac{(I_{\text{OUTn}} \text{ at } V_{\text{OUTn}} = 3 \text{ V}) - (I_{\text{OUTn}} \text{ at } V_{\text{OUTn}} = 1 \text{ V})}{(I_{\text{OUTn}} \text{ at } V_{\text{OUTn}} = 1 \text{ V})} \right) \times \frac{100}{3 \text{ V} - 1 \text{ V}}$$

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated

www.ti.com


SWITCHING CHARACTERISTICS

All minimum and maximum specifications are at $T_A = -40^{\circ}C$ to +85°C, $V_{CC} = 3$ V to 5.5 V, $C_L = 15$ pF, $R_L = 110$ Ω , $R_{IREF} = 1.5$ k Ω , and $V_{LED} = 5.0$ V, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$ and $V_{CC} = 3.3$ V.

				TLC59283			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{R0}	Rise time	SOUT (see Figure 7)		3	10	ns	
t _{R1}	Rise time	OUTn (see Figure 6)		44		ns	
t _{F0}	Fall time	SOUT (see Figure 7)		3	10	ns	
t _{F1}	rall time	OUTn (see Figure 6)		44		ns	
t _{D0}		SCLK↑ to SOUT↑↓		11	20	ns	
t _{D1}	Propagation delay time	LAT \uparrow or BLANK $\uparrow\downarrow$ to OUT0 on or off, $T_A = +25^{\circ}C$		60	100	ns	
t _{D2}		Grouped OUT n on or off to next group on or off, $T_A = +25$ °C		2		ns	
t _{ON_ERR}	Output on-time error ⁽¹⁾	Output on or off latch data = all '1', 50-ns BLANK GND level pulse, V_{CC} = 3.3 V, T_A = +25°C	-45		45	ns	

(1) Output on-time error (t_{ON_ERR}) is calculated by the formula: t_{ON_ERR} (ns) = t_{OUT_ON} - BLANK low level one-shot pulse width (t_{WL2}). t_{OUT_ON} indicates the actual on-time of the constant-current output.

PIN CONFIGURATIONS



NOTE: Thermal pad is not connected to GND internally. The thermal pad must be connected to GND via the printed circuit board (PCB) pattern.



PIN DESCRIPTIONS


	PIN								
	NUMBER		1						
NAME	DBQ	RGE	I/O	DESCRIPTION					
BLANK	21	18	I	All outputs empty (blank); Schmitt buffer input. When BLANK is high, all constant-current outputs (OUT0 to OUT15) are forced off and all pre-charge FETs are turned on. When BLANK is low, all constant-current outputs are controlled by the data in the output on or off data latch and all pre-charge FETs are turned off. This pin is internally pulled up to V_{CC} with a 500-k Ω (typ) resistor.					
GND	1	22	_	Power ground					
IREF	23	20	I/O	Constant-current value setting, the OUT0 to OUT15 sink constant-current outputs are set to the desired values by connecting an external resistor between IREF and GND.					
LAT	4	1	I	Level-triggered latch; Schmitt buffer input. The data in the 16-bit shift register continue to transfer to the output on or off data latch while LAT is high. Therefore, if the data in the 16-bit shift register are changed when LAT is high, the data in the data latch are also changed. The data in the data latch are held when LAT is low. This pin is internally pulled down to GND with a 500-k Ω (typ) resistor.					
OUT0	5	2	0	Constant-current output. Each output can be tied together with others to increase the constant- urrent. Different voltages can be applied to each output.					
OUT1	6	3	0	Constant-current output					
OUT2	7	4	0	Constant-current output					
OUT3	8	5	0	Constant-current output					
OUT4	9	6	0	Constant-current output					
OUT5	10	7	0	Constant-current output					
OUT6	11	8	0	Constant-current output					
OUT7	12	9	0	Constant-current output					
OUT8	13	10	0	Constant-current output					
OUT9	14	11	0	Constant-current output					
OUT10	15	12	0	Constant-current output					
OUT11	16	13	0	Constant-current output					
OUT12	17	14	0	Constant-current output					
OUT13	18	15	0	Constant-current output					
OUT14	19	16	0	Constant-current output					
OUT15	20	17	0	Constant-current output					
SCLK	3	24	ı	Serial data shift clock; Schmitt buffer input. All data in the 16-bit shift register are shifted toward the MSB by a 1-bit SCLK synchronization.					
SIN	2	23	I	Serial data input for driver on or off control; Schmitt buffer input. When SIN is high, the LSB is set to '1' for only one SCLK input rising edge. If two SCLK rising edges are input while SIN is high, then the 16-bit shift register LSB and LSB+1 are set to '1'. When SIN is low, the LSB is set to '0' at the SCLK input rising edge.					
SOUT	22	19	0	Serial data output. This output is connected to the 16-bit shift register MSB. SOUT data changes at the SCLK rising edge.					
VCC	24	21	_	Power-supply voltage					

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated



FUNCTIONAL BLOCK DIAGRAM





PARAMETER MEASUREMENT INFORMATION

PIN-EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS




Figure 1. SIN and SCLK




Figure 2. LAT




Figure 3. BLANK





Figure 4. SOUT



(1) n = 0 to 15.

Figure 5. OUT0 Through OUT15

Submit Documentation Feedback

Downloaded from Arrow.com.



TEST CIRCUITS




Figure 6. OUTn Rise and Fall Time Test Circuit




Figure 7. SOUT Rise and Fall Time Test Circuit





Figure 8. OUTn Constant-Current Test Circuit

Product Folder Links: TLC59283

Downloaded from Arrow.com.




TIMING DIAGRAMS



(1) Input pulse rise and fall time is 1 ns to 3 ns.


Figure 9. Input Timing Diagram



- (1) t_{ON_ERR} is calculated by $t_{OUTON} t_{WL2}$.
- (2) Input pulse rise and fall time is 1 ns to 3 ns.

Figure 10. Output Timing Diagram





- (1) Output on or off data = FFFFh.
- (2) $t_{ON_ERR} = t_{OUTON} t_{WL2}$.


Figure 11. Data Write and Output On or Off Timing Diagram





TYPICAL CHARACTERISTICS


At T_A = +25°C and V_{CC} = 3.3 V, unless otherwise noted.


Product Folder Links: TLC59283















Submit Documentation Feedback


Copyright © 2012, Texas Instruments Incorporated



TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C and V_{CC} = 3.3 V, unless otherwise noted.








Figure 20.

Copyright © 2012, Texas Instruments Incorporated

Product Folder Links: *TLC59283*



DETAILED DESCRIPTION

CONSTANT SINK CURRENT VALUE SETTING

The constant-current values are determined by an external resistor (R_{IREF}) placed between IREF and GND. The resistor (R_{IREF}) value is calculated by Equation 1.

$$R_{IREF} (k\Omega) = \frac{V_{IREF} (V)}{I_{OLC} (mA)} \times 43.8$$

Where:

$$V_{IREF}$$
 = the internal reference voltage on the IREF pin (typically 1.208 V) (1)

 I_{OLC} must be set in the range of 2 mA to 35 mA when V_{CC} is less than 3.6 V. Also, when V_{CC} is equal to 3.6 V or greater, I_{OLC} must be set in the range of 2 mA to 45 mA. The constant sink current characteristic for the external resistor value is illustrated in Figure 12. Table 1 describes the constant-current output versus external resistor value.

Table 1. Constant-Current Output versus External Resistor Value

I _{OLC} (mA)	R _{IREF} (kΩ, Typical)
45 (V _{CC} > 3.6 V only)	1.18
40 (V _{CC} > 3.6 V only)	1.32
35	1.51
30	1.76
25	2.12
20	2.65
15	3.53
10	5.29
5	10.6
2	26.5

CONSTANT-CURRENT DRIVER ON OR OFF CONTROL

When BLANK is low, the corresponding output is turned on if the data in the on or off control data latch are '1' and remains off if the data are '0'. When BLANK is high, all outputs are forced off. This control is shown in Table 2.

Table 2. Output On or Off Control Data Truth Table

OUTPUT ON OR OFF DATA	CONSTANT-CURRENT OUTPUT STATUS				
0	Off				
1	On				

When the device is initially powered on, the data in the 16-bit shift register and output on or off data latch are not set to default values. Therefore, the output on or off data must be written to the data latch before turning the constant-current output on. **BLANK should be high when powered on because the constant-current may be turned on as a result of random data in the output on or off data latch.**

Product Folder Links: TLC59283

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated

www.ti.com

REGISTER CONFIGURATION

The TLC59283 has a 16-bit shift register and an output on or off data latch. Both the shift register and data latch are 16 bits long and are used to turn the constant-current outputs on and off. Figure 21 shows the shift register and data latch configuration. The data at the SIN pin are shifted into the 16-bit shift register LSB at the rising edge of the SCLK pin; SOUT data change at the SCLK rising edge.




Figure 21. 16-Bit Shift Register and Output On or Off Data Latch Configuration

The output on or off data in the 16-bit shift register continue to transfer to the output on or off data latch while LAT is high. Therefore, if the data in the 16-bit shift register are changed when LAT is high, the data in the data latch are also changed. The data in the data latch are held when LAT is low. When the device initially powers on, the data in the output on or off shift register and latch are not set to default values; on or off control data must be written to the on or off control data latch before turning the constant-current output on. All constant-current outputs are forced off when BLANK is high. The OUT*n* on or off outputs are controlled by the data in the output on or off data latch. The writing data truth table and timing diagram are shown in Table 3 and Figure 22, respectively.

SCLK BLANK OUT0...OUT7...OUT15 LAT SIN SOUT 1 High Low Dn Dn...Dn - 7...Dn - 15 Dn - 15 Dn - 14 Low Low Dn + 1 No change 1 1 High Low Dn + 2Dn + 2...Dn - 5...Dn - 13 Dn - 13 Dn + 2...Dn - 5...Dn - 13 Low Dn + 3Dn - 13 \downarrow High Dn + 3Off Dn - 13

Table 3. Truth Table in Operation

Submit Documentation Feedback






Figure 22. Operation Timing Diagram

NOISE REDUCTION

Large surge currents may flow through the device and board if all 16 outputs turn on or off simultaneously. These large current surges can induce detrimental noise and electromagnetic interference (EMI) into other circuits. The TLC59283 independently turns on or off the outputs for each group with a 1-ns (typ) delay time; see Figure 11. The 16 outputs are grouped into nine groups of either one or two outputs: group 1 (OUT0), group 2 (OUT1 and OUT15), group 3 (OUT2 and OUT14), group 4 (OUT3 and OUT13), group 5 (OUT4 and OUT12), group 6 (OUT5 and OUT11), group 7 (OUT6 and OUT10), group 8 (OUT7 and OUT9), and group 9 (OUT9). Both turn-on and turn-off times are delayed when BLANK transitions from low to high or high to low. Also when output-on and -off data are changed at the LAT rising edge while BLANK is low, both turn-on and turn-off times are delayed. However, the state of each output is controlled by the data in the output on or off data latch and the BLANK level.

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated



Internal Pre-Charge FET

The internal pre-charge FET prevents ghosting of multiplexed LED modules. One cause of this phenomenon is the parasitic capacitance charging current of the constant-current outputs (OUT*n*) and PCB wiring connected to OUT*n* through the LED. One of the mechanisms is shown in Figure 23.

In Figure 23, the constant-current driver turns LED0-0 on at (1) and off at (2). After LED0-0 is turned off, the OUT0 voltage is pulled up to V_{CHG} by LED0-0. This OUT0 node has some parasitic capacitance (such as the constant-current driver output capacitance and the board layout capacitance shown as C0-2). After LED0-0 turns off, SWPMOS0 is turned off, SWNMOS0 is turned on for COM0, and COM0 is pulled down to GND. Because there is a parasitic capacitance between COM0 and OUT0, the OUT0 voltage is also pulled down to GND. Afterwards, SWPMOS1 is turned on for the next common line (COM1). When SWPMOS1 turns on, the OUT0 voltage is pulled up from the ground voltage to $V_{LED} - V_F$. The charge current (I_{CHRG}) flows to the parasitic capacitor (C0) through LED1-0, causing the LED to briefly turn on and creating a ghosting effect of LED1-0.




Figure 23. LED Ghost-Lighting Phenomenon Mechanism



The TLC59283 has an internal pre-charge FET to prevent ghosting, as shown in Figure 24. When a small delay after PWM control for a single common line completes, the FET pulls OUTn up to V_{CC} . The charge current does not flow to C0 through LED1-0 when SWMOS1 is turned on and the ghosting is eliminated at (3). However, depending on the LED anode voltage, the number of LEDs in series, the LED forward voltage, and the TLC59283 V_{CC} supply voltage, there may not be a great enough ghost-canceling effect.




Figure 24. LED Ghost-Lighting Mechanism by Pre-Charge FET

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated

www.ti.com

HISTORY TABLE

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision A (June 2012) to Revision B	Page
•	Changed HBM ESD rating maximum specification in the Absolute Maximum Ratings table	2
•	Changed I _{CC2} typical and maximum specifications in Electrical Characteristics table	4
•	Changed I _{CC3} typical specification in Electrical Characteristics table	4

PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC59283DBQ	ACTIVE	SSOP	DBQ	24	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC59283	Samples
TLC59283DBQR	ACTIVE	SSOP	DBQ	24	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC59283	Samples
TLC59283RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC 59283	Samples
TLC59283RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC 59283	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 20-Apr-2023

TAPE AND REEL INFORMATION

REEL DIMENSIONS Reel Diameter Reel Width (W1)



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC59283DBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC59283RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLC59283RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2





www.ti.com 20-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TLC59283DBQR	SSOP	DBQ	24	2500	356.0	356.0	35.0	
TLC59283RGER	VQFN	RGE	24	3000	346.0	346.0	33.0	
TLC59283RGET	VQFN	RGE	24	250	210.0	185.0	35.0	





www.ti.com 20-Apr-2023


TUBE



*All dimensions are nominal

Device Pa		Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
	TLC59283DBQ	DBQ	SSOP	24	50	506.6	8	3940	4.32

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AE.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated