INTEGRATED CIRCUITS

DATA SHEET

74F299

8-bit universal shift/storage register (3-State)

Product data Supersedes data of 1990 Mar 01





8-bit universal shift/storage register (3-State)

74F299

FEATURES

- Common parallel I/O for reduced pin count
- Additional serial inputs and outputs for expansion
- Four operating modes: Shift left, shift right, load and store
- 3-State outputs for bus-oriented applications

DESCRIPTION


The 74F299 is an 8-bit universal shift/storage register with 3-State outputs. Four modes of operation are possible: Hold (store), shift left, shift right and parallel load. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops Q0 and Q7 to allow easy serial cascading. A separate active-LOW Master Reset is used to reset the register.

The 74F299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by S0 and S1, as shown in the Function Table. All flip-flop outputs are brought out through 3-State buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q0 and Q7 are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on $\overline{\text{MR}}$ overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended set-up and hold times, relative to the rising edge of clock are observed.

A HIGH signal on either $\overline{\text{OE0}}$ or $\overline{\text{OE1}}$ disables the 3-State buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-State buffers are also disabled by High signals on both S0 and S1 in preparation for a parallel load operation.

PIN CONFIGURATION



TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F299	115 MHz	58 mA

ORDERING INFORMATION

	ORDER CODE		
DESCRIPTION	COMMERCIAL RANGE $V_{CC} = 5 \text{ V} \pm 10\%,$ $T_{amb} = 0 \text{ °C to } +70 \text{ °C}$	PKG DWG #	
20-pin plastic DIP	N74F299N	SOT146-1	
20-pin plastic SOL	N74F299D	SOT163-1	

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH / LOW	LOAD VALUE HIGH / LOW
DS0	Serial data input for right shift	1.0 / 1.0	20 μA / 0.6 mA
DS7	Serial data input for left shift	1.0 / 1.0	20 μA / 0.6 mA
S0, S1	Mode select inputs	1.0 / 2.0	20 μA / 1.2 mA
СР	Clock pulse input (Active rising edge)	1.0 / 1.0	20 μA / 0.6 mA
MR	Asynchronous Master Reset input (Active LOW)	1.0 / 1.0	20 μA / 0.6 mA
OE0, OE1	Output Enable input (Active LOW)	1.0 / 1.0	20 μA / 0.6 mA
Q0, Q7	Serial outputs	50 / 33	1.0 mA / 20 mA
I/On	Multiplexed parallel data inputs	3.5 / 1.0	70 μA / 0.6 mA
1/011	3-State parallel outputs	150 / 40	3.0 mA / 24 mA


NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20 μA in the HIGH State and 0.6 mA in the LOW state.

2003 Feb 05 2


8-bit universal shift/storage register (3-State)

74F299

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE

INPUTS		INP	UTS		OPERATING MODE
OE n	MR	S 1	S0	СР	OPERATING MODE
L	L	Х	Х	Х	Asynchronous Reset; Q0 – Q7 = LOW
L	Н	Н	Н	1	Parallel load; I/On \rightarrow Qn (I/On outputs disabled)
L	Н	L	Н	1	Shift right; DS0 \rightarrow Q0, Q0 \rightarrow Q1, etc.
L	Н	Н	L	1	Shift left; DS7 \rightarrow Q7, Q7 \rightarrow Q6, etc.
L	Н	L	L	Х	Hold
Н	Х	Х	Х	Х	Outputs in High-Z

H = HIGH voltage level


L = LOW voltage level

X = Don't care

↑ = LOW-to-HIGH clock transition

Downloaded from Arrow.com.

LOGIC DIAGRAM



8-bit universal shift/storage register (3-State)

74F299

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT		
V _{CC}	Supply voltage		-0.5 to +7.0	V		
V _{IN}	Input voltage		−0.5 to +7.0 V			
I _{IN}	Input current		-30 to +5 m.			
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V			
	Company and in the contract in LOW contract at the	Q0, Q7	40	mA		
lout	Current applied to output in LOW output state	I/On	48	mA		
T _{amb}	Operating free-air temperature range	0 to +70	°C			
T _{stg}	Storage temperature		-65 to +150	°C		

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER			UNIT		
			MIN	NOM	MAX	
V _{CC}	Supply voltage		4.5	5.0	5.5	V
V _{IH}	HIGH-level input voltage		2.0			V
V _{IL}	LOW-level input voltage			0.8	V	
I _{IK}	Input clamp current				-18	mA
	LHOLL level output output	Q0, Q7			-1	mA
Іон	HIGH-level output current	I/On			-3	mA
	LOW level autor comment	Q0, Q7			20	mA
l _{OL}	LOW-level output current	I/On			24	mA
T _{amb}	Operating free-air temperature range		0		70	°C

5

8-bit universal shift/storage register (3-State)

74F299

DC ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range unless otherwise noted.

CVMDOL	DADAMETED		CT CONDITION	C1		LIMITS			
SYMBOL	PARAMETER		15	ST CONDITION	ə [,]	MIN	TYP ²	MAX	UNIT
		00.07		1 1	±10%V _{CC}	2.5			V
V	HIGH-level output voltage	Q0, Q7	$V_{CC} = MIN,$	$I_{OH} = -1 \text{ mA}$	±5%V _{CC}	2.7	3.4		V
V _{OH}	HIGH-level output voltage	I/On	$V_{IL} = MAX,$ $V_{IH} = MIN$	I _{OH} = -3 mA	±10%V _{CC}	2.4			V
		1/011		10H = -3 IIIA	±5%V _{CC}	2.7	3.3		V
M	LOW loved and advisor and		$V_{CC} = MIN,$	I MANY	±10%V _{CC}		0.35	0.50	V
V_{OL}	LOW-level output voltage		$V_{IL} = MAX,$ $V_{IH} = MIN$	$I_{OL} = MAX$	±5%V _{CC}		0.35	0.50	V
V _{IK}	Input clamp voltage		V		-0.73	-1.2	V		
lı	Input current at maximum	others	V _{CC} = MAX, V _I = 7.0 V					100	μΑ
	input voltage	I/On	V _C	$_{\rm C} = 5.5 \text{V}, \text{V}_{\rm I} = 5.5 \text{V}$	5 V			1	mA
I _{IH}	HIGH-level input current	except I/On	V _{C0}	$V_{CC} = MAX, V_I = 2.7 V$				20	μΑ
	LOW level in put aument	S0, S1		MAY V	T. \ /			-1.2	mA
I _{IL}	LOW-level input current	others	V _C ($_{\rm C} = MAX, V_{\rm I} = 0.3$	5 V			-0.6	mA
I _{IH +} I _{OZH}	Off-state output current, HIGH-level voltage applied	I/On	Vcc	= MAX, V _O = 2.	7 V			70	μΑ
I _{IL +} I _{OZL}	Off-state output current LOW-level voltage applied	only	Vcc	$V_{CC} = MAX, V_O = 0.5 V$				-0.6	mA
I _{OS}	Short-circuit output current ³		V _{CC} = MAX			-60		-150	mA
		I _{CCH}	V _{CC} = MAX			55	60	mA	
I_{CC}	Supply current (total)	I _{CCL}				70	90	mA	
		I _{CCZ}					65	95	mA

NOTES:

6

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5 V, T_{amb} = 25 °C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

8-bit universal shift/storage register (3-State)

74F299

AC ELECTRICAL CHARACTERISTICS

				LIMITS						
SYMBOL	PARAMETER	TEST CONDITIONS	V	_{mb} = +25 _{CC} = +5.0 0 pF, R _L =	V	$T_{amb} = 0 ^{\circ}C$ $V_{CC} = +5.0$ $C_{L} = 50 pF,$	UNIT			
			MIN	TYP	MAX	MIN	MAX			
f	Maximum clock frequency	I/O	Waveform 1	70	100		70		MHz	
f _{MAX}	Maximum clock frequency	Qn	vvaveioiiii i	85	115		85		MHz	
t _{PLH} t _{PHL}	Propagation delay CP to Q0 or Q7		Waveform 1	4.0 4.5	5.0 6.0	7.5 8.0	3.5 4.5	8.5 8.5	ns ns	
t _{PLH} t _{PHL}	Propagation delay CP to I/On		Waveform 1	4.0 4.0	6.0 6.5	9.0 9.0	4.0 4.0	10.0 10.0	ns ns	
t _{PHL}	Propagation delay MR to Q0 or Q7		Waveform 2	5.5	7.5	9.5	5.5	10.5	ns	
t _{PHL}	Propagation delay MR to I/On		Waveform 2	5.5	7.5	10.0	5.5	10.5	ns	
t _{PZH} t _{PZL}	Output Enable time Sn, OE to I/On		Waveform 4 Waveform 5	3.5 4.0	6.0 7.5	8.0 10.0	3.5 4.0	9.0 11.0	ns ns	
t _{PHZ} t _{PLZ}	Output Disable time Sn, OE to I/On		Waveform 4 Waveform 5	2.5 1.5	4.5 2.5	7.0 5.5	2.5 1.5	8.0 6.5	ns ns	

AC SET-UP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITIONS	V	_{mb} = +25 _{CC} = +5.0 0 pF, R _L =	V	$T_{amb} = 0 °C$ $V_{CC} = +5.0$ $C_L = 50 pF$	UNIT	
			MIN	TYP	MAX	MIN	MAX	
t _S (H) t _S (L)	Set-up time, HIGH or LOW S0 or S1 to CP	Waveform 3	6.5 6.5			7.5 7.5		ns ns
t _h (H) t _h (L)	Hold time, HIGH or LOW S0 or S1 to CP	Waveform 3	0 0			0 0		ns ns
t _s (H) t _s (L)	Set-up time, HIGH or LOW I/On, DS _L or DS _R to CP	Waveform 3	3.5 3.5			4.0 4.0		ns ns
t _h (H) t _h (L)	Hold time, HIGH or LOW I/On, DS _L or DS _R to CP	Waveform 3	0 0			0		ns ns
t _w (H) t _w (L)	CP Pulse width, HIGH or LOW	Waveform 1	5.0 4.5			5.0 4.5		ns
t _w (L)	MR Pulse width, LOW	Waveform 2	4.5			4.5		ns
t _{rec}	Recovery time, MR to CP	Waveform 2	4.0			4.0		ns

7


8-bit universal shift/storage register (3-State)

74F299


AC WAVEFORMS

For all waveforms, $V_M = 1.5 \text{ V}$


The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation delay, clock input to output, clock width, and maximum clock frequency




Waveform 2. Master Reset pulse width, Master Reset to output delay, and Master Reset to clock recovery time



Waveform 3. Set-up and hold times



Waveform 4. 3-State Output Enable time to HIGH level and Output Disable time from HIGH level




Waveform 5. 3-State Output Enable time to LOW level and Output Disable time from LOW level

8-bit universal shift/storage register (3-State)

74F299

TEST CIRCUIT AND WAVEFORM



DEFINITIONS:

 t_{PZL} All other

 R_L = Load resistor;

closed

open

see AC electrical characteristics for value.
Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value.

 $R_T =$ Termination resistance should be equal to $Z_{\mbox{\scriptsize OUT}}$ of pulse generators.

family	INP	INPUT PULSE REQUIREMENTS									
	amplitude	V_{M}	rep. rate	t _w	t _{TLH}	t _{THL}					
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns					


SF00777

8-bit universal shift/storage register (3-State)

74F299

DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFEF	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1990E DATE	
SOT146-1		MS-001	SC-603			95-05-24 99-12-27	


10

8-bit universal shift/storage register (3-State)

74F299

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	e	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016		0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT163-1	075E04	MS-013				-97-05-22 99-12-27	

8-bit universal shift/storage register (3-State)

74F299

REVISION HISTORY

Rev	Date	Description
_3	20030205	Product data (9397 750 11037); ECN 853-0365 29307 of 17 December 2002. Supersedes Product specification (9397 750 05117) of 01 March 1990.
		Modifications:
		Delete all references to DB package. Package option was discontinued.
_2	19900301	Product specification (9397 750 05117); ECN 853-0365 29307 of 01 March 1990.

Data sheet status

Level	Data sheet status [1]	Product status ^{[2] [3]}	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Phillips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

^[1] Please consult the most recently issued data sheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2003 All rights reserved. Printed in U.S.A.

Date of release: 02-03

Document order number: 9397 750 11037

Let's make things better.

Philips Semiconductors





^[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

^[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.