

# 3-STATE Octal D-Type Latch MM74HC573

#### **General Description**

The MM74HC573 high speed octal D-type latches utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads. Due to the large output drive capability and the 3-STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system.

When the LATCH ENABLE (LE) input is HIGH, the Q outputs will follow the D inputs. When the LATCH ENABLE goes LOW, data at the D inputs will be retained at the outputs until LATCH ENABLE returns HIGH again. When a high logic level is applied to the OUTPUT CONTROL OC input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The 74HC logic family is speed, function, and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{\rm CC}$  and ground.

#### **Features**

• Typical Propagation Delay: 16 ns

• Wide Operating Voltage Range: 2 to 6 V

• Low Input Current: 1 μA Maximum

Low Quiescent Current: 160 μA Maximum (74HC Series)

• Compatible with Bus-oriented Systems

• Output Drive Capability: 15 LS-TTL Loads

• This is a Pb-Free Device

#### **TRUTH TABLE**

Output Control	Latch Enable	Data	Output
L	Н	Н	Н
L	Н	L	L
L	L	Х	$Q_0$
Н	Х	Х	Z

NOTES: H = HIGH Level

L = LOW Level

 $\mathbf{Q}_0 = \mathbf{Level}$  of output before steady–state input conditions were established.


Z = High Impedance X = Don't Care







#### **MARKING DIAGRAMS**




XXXXX = Specific Device Code A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week

G, ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### **CONNECTION DIAGRAM**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 5 of this data sheet.

# **ABSOLUTE MAXIMUM RATINGS** (Note 1)

Symbol	Rating	Value	Unit
$V_{CC}$	Supply Voltage	-0.5 to +6.5	V
V <sub>IN</sub>	DC Input Voltage	-0.5 to V <sub>CC</sub> +0.5	V
V <sub>OUT</sub>	DC Output Voltage	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IK</sub> , I <sub>OK</sub>	Clamp Diode Current	±20	mA
I <sub>OUT</sub>	DC Output Current, per pin	±35	mA
I <sub>CC</sub>	DC V <sub>CC</sub> or GND Current, per pin	±70	mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
$P_{D}$	Power Dissipation SOIC TSSOP	1302 833	mW
TL	Lead Temperature (Soldering 10 seconds)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Unless otherwise specified all voltages are referenced to ground.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	Supply Voltage		2	6	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input or Output Voltage		0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature Range		-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Times	V <sub>CC</sub> = 2.0 V	=	1000	ns
		V <sub>CC</sub> = 4.5 V	=	500	ns
		V <sub>CC</sub> = 6.0 V	-	400	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# DC ELECTRICAL CHARACTERISTICS (Note 2)

				T <sub>A</sub> =	25°C	T <sub>A</sub> = -40 to 85°C	T <sub>A</sub> = -55 to 125°C	
Symbol	Parameter	Conditions	V <sub>CC</sub>	Тур		Guaranteed L	imits	Unit
V <sub>IH</sub>	Minimum HIGH Level Input Voltage		2.0 V 4.5 V 6.0 V		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V V V
V <sub>IL</sub>	Maximum LOW Level Input Voltage		2.0 V 4.5 V 6.0 V		0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V V V
V <sub>OH</sub>	Minimum HIGH Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20 \mu A$	2.0 V 4.5 V 6.0 V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 6.0 \text{ mA}$ $ I_{OUT}  \le 7.8 \text{ mA}$	4.5 V 6.0 V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	V V
V <sub>OL</sub>	Maximum LOW Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20  \mu\text{A}$	2.0 V 4.5 V 6.0 V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 6.0 \text{ mA}$ $ I_{OUT}  \le 7.8 \text{ mA}$	4.5 V 6.0 V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V V
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0 V		±0.1	±1.0	±1.0	μΑ
I <sub>OZ</sub>	Maximum 3-STATE Output Leakage Current	V <sub>OUT</sub> = V <sub>CC</sub> or GND OC = V <sub>IH</sub>	6.0 V		±0.5	±5.0	±10	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0 V		8.0	80	160	μΑ
$\Delta I_{CC}$	Quiescent Supply	V <sub>CC</sub> = 5.5 V	OE	1.0	1.5	1.8	2.0	mA
	Current per Input Pin	V <sub>IN</sub> = 2.4 V or 0.4 V (Note 2)	LE	0.6	0.8	1.0	1.1	mA
		(· · · · · · · · · · · · · · · · · · ·	DATA	0.4	0.5	0.6	0.7	mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

# **AC ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}, t_r = t_f = 6 \text{ ns})$ 

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Unit
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Data to Q	C <sub>L</sub> = 45 pF	16	20	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, LE toQ	C <sub>L</sub> = 45 pF	14	22	ns
$t_{PZH},t_{PZL}$	Maximum Output Enable Time	$R_L$ = 1 k $\Omega$ , $C_L$ = 45 pF	15	27	ns
$t_{PHZ},t_{PLZ}$	Maximum Output Disable Time	$R_L = 1 \text{ k}\Omega, C_L = 5 \text{ pF}$	13	23	ns
t <sub>s</sub>	Minimum Set Up Time, Data to LE		10	15	ns
t <sub>H</sub>	Minimum Hold Time, LE to Data		2	5	ns
t <sub>W</sub>	Minimum Pulse Width, LE or Data		10	16	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>2.</sup> For a power supply of 5 V ±10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5 V. Thus the 4.5 V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5 V and 4.5 V respectively. (The V<sub>IH</sub> value at 5.5 V is 3.85 V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0 V values should be used.

## **AC ELECTRICAL CHARACTERISTICS**

				T <sub>A</sub> =	25°C	T <sub>A</sub> = −40 to 85°C	T <sub>A</sub> = -55 to 125°C	
Symbol	Parameter	Conditions	V <sub>CC</sub>	Тур		Guaranteed L	imits	Unit
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Data to Q	C <sub>L</sub> = 50 pF C <sub>L</sub> = 150 pF	2.0 V 2.0 V	45 55	110 150	138 188	165 225	ns ns
		C <sub>L</sub> = 50 pF C <sub>L</sub> = 150 pF	4.5 V 4.5 V	17 21	22 30	28 38	33 40	ns ns
		C <sub>L</sub> = 50 pF C <sub>L</sub> = 150 pF	6.0 V 6.0 V	15 19	19 26	24 33	29 39	ns ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, LE to Q	C <sub>L</sub> = 50 pF C <sub>L</sub> = 150 pF	2.0 V 2.0 V	46 60	115 155	138 194	165 233	ns ns
		C <sub>L</sub> = 50 pF C <sub>L</sub> = 150 pF	4.5 V 4.5 V	14 21	23 31	29 47	35 47	ns ns
		C <sub>L</sub> = 50 pF C <sub>L</sub> = 150 pF	6.0 V 6.0 V	12 19	20 27	25 34	30 41	ns ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum Output Enable Time	$R_L = 1 \text{ k}\Omega$ $C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	2.0 V 2.0 V	55 67	140 180	175 225	210 270	ns ns
		C <sub>L</sub> = 50 pF C <sub>L</sub> = 150 pF	4.5 V 4.5 V	15 24	28 36	35 45	42 54	ns ns
		C <sub>L</sub> = 50 pF C <sub>L</sub> = 150 pF	6.0 V 6.0 V	14 22	24 31	30 39	36 47	ns ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Output Disable Time	$R_L = 1 \text{ k}\Omega$ $C_L = 50 \text{ pF}$	2.0 V 4.5 V 6.0 V	40 13 12	125 25 21	156 31 27	188 38 32	ns ns ns
t <sub>s</sub>	Minimum Set Up Time Data to LE		2.0 V 4.5 V 6.0 V	30 10 9	75 15 13	95 19 16	110 22 19	ns ns ns
t <sub>H</sub>	Minimum Hold Time LE to Data		2.0 V 4.5 V 6.0 V	- - -	25 5 4	31 6 5	38 7 6	ns ns ns
t <sub>W</sub>	Minimum Pulse Width LE, or Data		2.0 V 4.5 V 6.0 V	30 9 8	80 16 14	100 20 18	120 24 20	ns ns ns
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output Rise and Fall Time, Clock	C <sub>L</sub> = 50 pF	2.0 V 4.5 V 6.0 V	25 7 6	60 12 10	75 15 13	90 18 15	ns ns ns
C <sub>PD</sub>	Power Dissipation Capacitance (Note 3) (per latch)	OC = V <sub>CC</sub> OC = GND		5 52	- -	- -	- -	pF pF
C <sub>IN</sub>	Maximum Input Capacitance		-	5	10	10	10	pF
C <sub>OUT</sub>	Maximum Output Capacitance		-	15	20	20	20	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. C<sub>PD</sub> determines the no load dynamic power consumption, P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub> V<sub>CC</sub>, and the no load dynamic current consumption, I<sub>S</sub> = C<sub>PD</sub> V<sub>CC</sub> f + I<sub>CC</sub>.

# **ORDERING INFORMATION**


Device	Marking	Package	Shipping <sup>†</sup>
MM74HC573WM	HC573A	SOIC-20 WB (Pb-Free and Halide Free)	38 Units / Tube
MM74HC573WMX	HC573A	SOIC-20, 300 mils (Pb-Free and Halide Free)	1000 Units / Tape & Reel
MM74HC573MTC	HC 573A	TSSOP-20 WB (Pb-Free)	75 Units / Tube
MM74HC573MTCX	HC 573A	TSSOP-20 WB (Pb-Free)	2500 Units / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




SOIC-20, 300 mils CASE 751BJ ISSUE O


**DATE 19 DEC 2008** 



SYMBOL	MIN	NOM	MAX
А	2.36	2.49	2.64
A1	0.10		0.30
A2	2.05		2.55
b	0.31	0.41	0.51
С	0.20	0.27	0.33
D	12.60	12.80	13.00
Е	10.01	10.30	10.64
E1	7.40	7.50	7.60
е		1.27 BSC	
h	0.25		0.75
L	0.40	0.81	1.27
θ	0°		8°
θ1	5°		15°

**TOP VIEW** 





# Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MS-013.

DOCUMENT NUMBER:	98AON34287E	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-20, 300 MILS		PAGE 1 OF 1	

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.






SOIC-20 WB CASE 751D-05 **ISSUE H** 

**DATE 22 APR 2015** 


## SCALE 1:1



- DIMENSIONS ARE IN MILLIMETERS.
   INTERPRET DIMENSIONS AND TOLERANCES.
- PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL


	MILLIMETERS			
DIM	MIN	MAX		
Α	2.35	2.65		
A1	0.10	0.25		
b	0.35	0.49		
С	0.23	0.32		
D	12.65	12.95		
E	7.40	7.60		
е	1.27	BSC		
Н	10.05	10.55		
h	0.25	0.75		
L	0.50	0.90		
A	0 °	7 °		

## **RECOMMENDED SOLDERING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

# **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot ΥY = Year WW = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1		

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales