

## Overview

KEMET Power Solutions (KPS) Series stacked capacitors utilize a proprietary lead-frame technology to vertically stack one or two multilayer ceramic chip capacitors into a single compact surface mount package. The attached lead-frame mechanically isolates the capacitor's from the printed circuit board, therefore offering advanced mechanical and thermal stress performance. Isolation also addresses concerns for audible, microphonic noise that may occur when a bias voltage is applied. A two chip stack offers up to double the capacitance in the same or smaller design footprint when compared to traditional surface mount MLCC devices.

Combined with the stability of an X7R dielectric, KEMET's KPS Series devices exhibit a predictable change in capacitance with respect to time and voltage and boast a minimal change in capacitance with reference to ambient temperature. Capacitance change is limited to  $\pm 15\%$  from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

KPS Series automotive grade capacitors meet the demanding Automotive Electronics Council's AEC-Q200 qualification requirements.

## Benefits


- Commercial and Automotive Grade
- EIA 1210, 1812 & 2220 case sizes
- $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  operating temperature range
- DC voltage ratings of 10V, 16V, 25V, 50V, 100V, 250V, 500V, and 630V.
- Capacitance offerings ranging from  $0.047\mu\text{F}$  up to  $47\mu\text{F}$
- Available capacitance tolerances of  $\pm 10\%$  &  $\pm 20\%$
- Sn and SnPb Termination finish available<sup>1</sup>
- Higher capacitance in the same footprint
- Potential board space savings
- Advanced protection against thermal & mechanical stress
- Provides up to 10mm of board flex capability
- Reduces audible, microphonic noise
- Lead (Pb)-Free, RoHS and REACH compliant<sup>2</sup>
- Non-polar device, minimizing installation concerns
- Tantalum & electrolytic alternative

<sup>1</sup> SnPb finish only available in Commercial Grade

<sup>2</sup> With Sn termination finish.

## Applications

- SMPS (Switch Mode Power Supplies)
- DC/DC Converters
- Telecom equipment
- Industrial and medical equipment
- Filtering
- Bypass



# KPS Series, X7R Dielectric, 10VDC–630VDC (Commercial and Automotive Grade) Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

## Ordering Information

C	2220	C	106	M	5	R	2	C	7186
Ceramic	Case Size (L" x W")	Specification/ Series	Capacitance Code (pF)	Capacitance Tolerance <sup>1</sup>	Rated Voltage (VDC)	Dielectric	Failure Rate/ Design	Leadframe Finish <sup>2</sup>	Packaging/ Grade (C-Spec)
	1210 1812 2220	C = Standard	2 Sig. Digits + Number of Zeros	K = ±10% M = ±20%	8 = 10 4 = 16 3 = 25 5 = 50 1 = 100 A = 250 C = 500 B = 630	R = X7R	1 = KPS Single Chip Stack 2 = KPS Double Chip Stack	C = 100% Matte Sn L = SnPb (5% Pb min.)	See "Packaging C-Spec Ordering Options Table"

<sup>1</sup> Double chip stacks ("2" in the 13th character position of the ordering code) are only available in M (±20%) capacitance tolerance.

Single chip stacks ("1" in the 13th character position of the ordering code) are available in K (±10%) or M (±20%) tolerances.

<sup>2</sup> SnPb finish only available in Commercial Grade

## Packaging C-Spec Ordering Options Table

Packaging Type <sup>1</sup>	Packaging/Grade Ordering Code (C-Spec)
Commercial Grade	
7" Reel (Embossed Plastic Tape)/Unmarked	7186
13" Reel (Embossed Plastic Tape)/Unmarked	7289
Automotive Grade	
7" Reel (Embossed Plastic Tape) / Unmarked	AUTO
13" Reel (Embossed Plastic Tape) / Unmarked	AUTO 7289

<sup>1</sup> The terms "Marked" and "Unmarked" pertain to laser marking option of capacitors. All packaging options labeled as "Unmarked" will contain capacitors that have not been laser marked. The option to laser mark is not available on these devices. For more information see "Capacitor Marking."

<sup>2</sup> For additional information regarding "AUTO" C-Spec options, see "Automotive C-Spec Information".

## Application Note

X7R dielectric is not recommended for AC line filtering or pulse applications.

# KPS Series, X7R Dielectric, 10VDC–630VDC (Commercial and Automotive Grade) Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)


## Qualification/Certification

Commercial grade products are subject to internal qualification. Details regarding test methods and conditions are referenced in Table 4, Performance & Reliability.

## Environmental Compliance

These devices do not meet RoHS criteria when orders with SnPb finish.

## Dimensions – Inches (Millimeters)



Number of Chips	EIA SIZE CODE	METRIC SIZE CODE	L LENGTH	W WIDTH	H HEIGHT	LW LEAD WIDTH	Mounting Technique
Single	1210	3225	3.50 (0.138) ±0.30 (0.012)	2.60 (0.102) ±0.30 (0.012)	3.35 (0.132) ±0.10 (0.004)	0.80 (0.032) ±0.15 (0.006)	Solder Reflow Only
	1812	4532	5.00 (0.197) ±0.50 (0.020)	3.50 (0.138) ±0.50 (0.020)	2.65 (0.104) ±0.35 (0.014)	1.10 (0.043) ±0.30 (0.012)	
	2220	5650	6.00 (0.236) ±0.50 (0.020)	5.00 (0.197) ±0.50 (0.020)	3.50 (0.138) ±0.30 (0.012)	1.60 (0.063) ±0.30 (0.012)	
Double	1210	3225	3.50 (0.138) ±0.30 (0.012)	2.60 (0.102) ±0.30 (0.012)	6.15 (0.242) ±0.15 (0.006)	0.80 (0.031) ±0.15 (0.006)	
	1812	4532	5.00 (0.197) ±0.50 (0.020)	3.50 (0.138) ±0.50 (0.020)	5.00 (0.197) ±0.50 (0.020)	1.10 (0.043) ±0.30 (0.012)	
	2220	5650	6.00 (0.236) ±0.50 (0.020)	5.00 (0.197) ±0.50 (0.020)	5.00 (0.197) ±0.50 (0.020)	1.60 (0.063) ±0.30 (0.012)	

## Automotive C-Spec Information

KEMET Automotive Grade products meet or exceed the requirements outlined by the Automotive Electronics Council. Details regarding test methods and conditions are referenced in document AEC–Q200, Stress Test Qualification for Passive Components. These products are supported by a Product Change Notification (PCN) and Production Part Approval Process warrant (PPAP).

Automotive products offered through our distribution channel have been assigned an inclusive ordering code C-Spec, “Auto”. This C-Spec was developed in order to better serve small and medium sized companies that prefer an automotive grade component without the requirement to submit a customer Source Controlled Drawing (SCD) or specification for review by a KEMET engineering specialist. This C-Spec is therefore not intended for use by KEMET’s OEM Automotive customers and are not granted the same “privileges” as other automotive C-Specs. Customer PCN approval and PPAP request levels are limited (see details below).

### Product Change Notification (PCN)

The KEMET Product Change Notification system is used to communicate primarily the following types of changes:

- Product/process changes that affect product form, fit, function, and/or reliability
- Changes in manufacturing site
- Product obsolescence

KEMET Automotive C-Spec	Customer Notification due to:		Days prior to implementation
	Process/Product change	Obsolescence*	
KEMET assigned <sup>1</sup>	Yes (with approval and sign off)	Yes	180 days Minimum
AUTO	Yes (without approval)	Yes	90 days Minimum

<sup>1</sup> KEMET assigned C-Specs require the submittal of a customer SCD or customer specification for review. For additional information contact KEMET.

### Production Part Approval Process (PPAP)

The purpose of the Production Part Approval Process is:

- To ensure that supplier can meet the manufacturability and quality requirements for the purchased parts.
- To provide the evidence that all customer engineering design record and specification requirements are properly understood and fulfilled by the manufacturing organization.
- To demonstrate that the established manufacturing process has the potential to produce the part


KEMET Automotive C-Spec	PPAP Level				
	1	2	3	4	5
KEMET assigned <sup>1</sup>	•	•	•	•	•
AUTO			○		

<sup>1</sup> KEMET assigned C-Specs require the submittal of a customer SCD or customer specification for review. For additional information contact KEMET.


- Part number specific PPAP available with customer information included.
- Product family PPAP only

## Electrical Characteristics


Microphonics – 1210, 4.7  $\mu$ F, 50 V, X7R




Microphonics – 2220, 22  $\mu$ F, 50 V, X7R



Microphonics – 2220, 47  $\mu$ F, 25 V, X7R




Microphonics – 1210, 22  $\mu$ F, 25 V, X7R




## Electrical Characteristics cont.


### Board Flex vs. Termination Type




### Board Flex vs. Termination Type



### Board Flexure to 10 mm



### Board Flexure to 10 mm



KPS Series, X7R Dielectric, 10VDC-630VDC (Commercial and Automotive Grade)  
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

**Table 1A – Capacitance Range/Selection Waterfall (Commercial Grade / Sn Termination)**

Capacitance	Cap Code	Case Size/ Series		C1210C						C1812C					C2220C						
		Voltage Code		8	4	3	5	1	A	4	3	5	1	A	4	3	5	1	A	C	B
		Rated Voltage (VDC)		10	16	25	50	100	250	16	25	50	100	250	16	25	50	100	250	500	630
		Capacitance Tolerance		Product Availability and Chip Thickness Codes – See Table 2 for Chip Thickness Dimensions																	
<b>Single Chip Stack</b>																					
0.047 uF	473	K	M																		
0.1 uF	104	K	M	FV	FV	FV	FV	FV	FV	GP	GP	GP	GP	GP	JP	JP	JP	JP	JP	JP	JP
0.15 uF	154	K	M																		
0.22 uF	224	K	M	FV	FV	FV	FV	FV		GP	GP	GP	GP	GP	JP	JP	JP	JP	JP	JP	JP
0.33 uF	334	K	M																		
0.47 uF	474	K	M	FV	FV	FV	FV	FV		GP	GP	GP	GP	GP	JP	JP	JP	JP	JP	JP	JP
1.0 uF	105	K	M	FV	FV	FV	FV	FV		GP	GP	GP	GP		JP	JP	JP	JP	JP		
2.2 uF	225	K	M	FV	FV	FV	FV	FV		GP	GP	GP			JP	JP	JP	JP			
3.3 uF	335	K	M	FV	FV	FV	FV			GP	GP	GP			JP	JP	JP	JP			
4.7 uF	475	K	M	FV	FV	FV	FV			GP	GP	GP			JP	JP	JP				
10 uF	106	K	M	FV	FV	FV				GP	GP				JP	JP	JP				
15 uF	156	K	M	FV											JP	JP					
22 uF	226	K	M	FV											JP	JP					
<b>Double Chip Stack</b>																					
0.1 uF	104		M	FW	FW	FW	FW	FW	FW	GR	GR	GR	GR	GR	JR	JR	JR	JR	JR	JR	JR
0.22 uF	224		M	FW	FW	FW	FW	FW	FW	GR	GR	GR	GR	GR	JR	JR	JR	JR	JR	JR	JR
0.33 uF	334		M																		
0.47 uF	474		M	FW	FW	FW	FW	FW		GR	GR	GR	GR	GR	JR	JR	JR	JR	JR	JR	JR
0.68 uF	684		M																		
1.0 uF	105		M	FW	FW	FW	FW	FW		GR	GR	GR	GR	GR	JR	JR	JR	JR	JR	JR	JR
2.2 uF	225		M	FW	FW	FW	FW	FW		GR	GR	GR	GR		JR	JR	JR	JR	JR		
3.3 uF	335		M	FW	FW	FW	FW	FW		GR	GR	GR	GR		JR	JR	JR	JR			
4.7 uF	475		M	FW	FW	FW	FW	FW		GR	GR	GR			JR	JR	JR	JR			
10 uF	106		M	FW	FW	FW	FW			GR	GR	GR			JR	JR	JR				
22 uF	226		M	FW	FW	FW				GR	GR				JR	JR	JR				
33 uF	336		M	FW											JR	JR					
47 uF	476		M	FW											JR	JR					
Capacitance	Cap Code	Rated Voltage (VDC)		10	16	25	50	100	250	16	25	50	100	250	16	25	50	100	250	500	630
		Voltage Code		8	4	3	5	1	A	4	3	5	1	A	4	3	5	1	A	C	B
		Case Size/ Series		C1210C						C1812C					C2220C						

KPS Series, X7R Dielectric, 10VDC-630VDC (Commercial and Automotive Grade)  
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

**Table 1B – Capacitance Range/Selection Waterfall (Commercial Grade / SnPb Termination)**

Capacitance	Capacitance Code	Case Size/ Series		C1210C						C2220C							
		Voltage Code		8	4	3	5	1	A	4	3	5	M	1	A	C	B
		Rated Voltage (VDC)		10	16	25	50	100	250	16	25	50	63	100	250	500	630
		Capacitance Tolerance		Product Availability and Chip Thickness Codes See Table 2 for Chip Thickness Dimensions													
<b>Single Chip Stack</b>																	
0.047 uF	473	K	M								JP	JP	JP	JP	JP	JP	JP
0.1 uF	104	K	M	FV	FV	FV	FV	FV	FV		JP	JP	JP	JP	JP	JP	JP
0.15 uF	154	K	M								JP	JP	JP	JP	JP	JP	JP
0.22 uF	224	K	M	FV	FV	FV	FV	FV			JP	JP	JP	JP	JP	JP	JP
0.33 uF	334	K	M								JP	JP	JP	JP	JP	JP	JP
0.47 uF	474	K	M	FV	FV	FV	FV	FV			JP	JP	JP	JP	JP	JP	JP
1.0 uF	105	K	M	FV	FV	FV	FV	FV			JP	JP	JP	JP	JP	JP	JP
2.2 uF	225	K	M	FV	FV	FV	FV	FV			JP	JP	JP	JP	JP	JP	JP
3.3 uF	335	K	M	FV	FV	FV	FV	FV			JP	JP	JP	JP	JP	JP	JP
4.7 uF	475	K	M	FV	FV	FV	FV	FV			JP	JP	JP	JP	JP	JP	JP
10 uF	106	K	M	FV	FV	FV					JP	JP	JP	JP			
15 uF	156	K	M	FV							JP	JP					
22 uF	226	K	M	FV							JP	JP					
<b>Double Chip Stack</b>																	
0.1 uF	104		M	FW	FW	FW	FW	FW	FW	JR	JR	JR	JR	JR	JR	JR	JR
0.22 uF	224		M	FW	FW	FW	FW	FW	FW	JR	JR	JR	JR	JR	JR	JR	JR
0.33 uF	334		M													JR	JR
0.47 uF	474		M	FW	FW	FW	FW	FW		JR	JR	JR	JR	JR	JR	JR	JR
0.68 uF	684		M													JR	JR
1.0 uF	105		M	FW	FW	FW	FW	FW		JR	JR	JR	JR	JR	JR	JR	JR
2.2 uF	225		M	FW	FW	FW	FW	FW		JR	JR	JR	JR	JR	JR	JR	JR
3.3 uF	335		M	FW	FW	FW	FW	FW		JR	JR	JR	JR	JR	JR	JR	JR
4.7 uF	475		M	FW	FW	FW	FW	FW		JR	JR	JR	JR	JR	JR	JR	JR
10 uF	106		M	FW	FW	FW	FW			JR	JR	JR	JR				
22 uF	226		M	FW	FW	FW				JR	JR	JR	JR				
33 uF	336		M	FW						JR	JR						
47 uF	476		M	FW						JR	JR						
47 uF	476		M	FW						JR	JR						
47 uF	476		M	FW						JR	JR						
Capacitance	Capacitance Code	Rated Voltage (VDC)		10	16	25	50	100	250	16	25	50	63	100	250	500	630
		Voltage Code		8	4	3	5	1	A	4	3	5	M	1	A	C	B
		Case Size/ Series		C1210C						C2220C							

KPS Series, X7R Dielectric, 10VDC-630VDC (Commercial and Automotive Grade)  
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

**Table 1C – Capacitance Range/Selection Waterfall (Automotive Grade)**

Capacitance	Cap Code	Case Size/ Series		C1210C						C1812C					C2220C						
		Voltage Code		8	4	3	5	1	A	4	3	5	1	A	4	3	5	1	A	C	B
		Rated Voltage (VDC)		10	16	25	50	100	250	16	25	50	100	250	16	25	50	100	250	500	630
		Capacitance Tolerance		Product Availability and Chip Thickness Codes – See Table 2 for Chip Thickness Dimensions																	
<b>Single Chip Stack</b>																					
0.047 uF	473	K	M																		
0.1 uF	104	K	M	FV	FV	FV	FV	FV	FV	GP	GP	GP						JP	JP	JP	JP
0.15 uF	154	K	M																		
0.22 uF	224	K	M	FV	FV	FV	FV	FV		GP	GP	GP						JP	JP	JP	JP
0.33 uF	334	K	M																		
0.47 uF	474	K	M	FV	FV	FV	FV	FV		GP	GP	GP						JP	JP	JP	JP
1.0 uF	105	K	M	FV	FV	FV	FV	FV		GP	GP	GP						JP	JP	JP	JP
2.2 uF	225	K	M	FV	FV	FV	FV			GP	GP	GP						JP	JP	JP	JP
3.3 uF	335	K	M	FV	FV	FV	FV			GP	GP	GP						JP	JP	JP	JP
4.7 uF	475	K	M	FV	FV	FV	FV			GP	GP	GP						JP	JP	JP	JP
10 uF	106	K	M	FV	FV	FV				GP	GP							JP	JP	JP	
15 uF	156	K	M																JP	JP	
22 uF	226	K	M																JP	JP	
<b>Double Chip Stack</b>																					
0.1 uF	104		M	FW	FW	FW	FW	FW	FW	GR	GR	GR						JR	JR	JR	JR
0.22 uF	224		M	FW	FW	FW	FW	FW	FW	GR	GR	GR						JR	JR	JR	JR
0.33 uF	334		M																		
0.47 uF	474		M	FW	FW	FW	FW	FW		GR	GR	GR						JR	JR	JR	JR
0.68 uF	684		M																		
1.0 uF	105		M	FW	FW	FW	FW	FW		GR	GR	GR						JR	JR	JR	
2.2 uF	225		M	FW	FW	FW	FW	FW		GR	GR	GR						JR	JR	JR	
3.3 uF	335		M	FW	FW	FW	FW			GR	GR	GR						JR	JR	JR	
4.7 uF	475		M	FW	FW	FW	FW			GR	GR	GR						JR	JR	JR	
10 uF	106		M	FW	FW	FW	FW			GR	GR	GR						JR	JR	JR	
22 uF	226		M	FW	FW	FW				GR	GR							JR	JR	JR	
33 uF	336		M																JR	JR	
47 uF	476		M																JR	JR	
Capacitance	Cap Code	Rated Voltage (VDC)		10	16	25	50	100	250	16	25	50	100	250	16	25	50	100	250	500	630
		Voltage Code		8	4	3	5	1	A	4	3	5	1	A	4	3	5	1	A	C	B
		Case Size/ Series		C1210C						C1812C					C2220C						


**Table 2 – Chip Thickness/Tape & Reel Packaging Quantities**

Thickness Code	Case Size	Thickness ± Range (mm)	Reel Quantity	
			7" Reel	13" Reel
FV	1210	3.35 ± 0.10	600	2,000
FW	1210	6.15 ± 0.15	300	1,000
GP	1812	2.65 ± 0.35	500	2,000
GR	1812	5.00 ± 0.50	400	1,700
JP	2220	3.50 ± 0.30	300	1,300
JR	2220	5.00 ± 0.50	200	800
Thickness Code	Case Size	Thickness ± Range (mm)	7" Reel	13" Reel
			Reel Quantity	

Package quantity based on finished chip thickness specifications.

**Table 3 – KPS Land Pattern Design Recommendations (mm)**

EIA SIZE CODE	METRIC SIZE CODE	Median (Nominal) Land Protrusion				
		C	Y	X	V1	V2
1210	3225	1.50	1.14	1.75	5.05	3.40
1812	4532	2.20	1.35	2.87	6.70	4.50
2220	5650	2.69	2.08	4.78	7.70	6.00



KEMET's KPS Series land pattern design recommendations have been evaluated through extensive internal testing and validation. KPS lead frames are used to mechanically isolate the MLCC from the PCB and provide stress relief for increased mechanical robustness. The land pattern dimensions for each EIA size code are designed to be encompassed within the end terminations thus regulating solder wicking and maintaining lead frame flexibility. This design is optimized to enable durable solder joint fillets which improve the mechanical integrity and reliability upon placement.

## Soldering Process


KEMET's KPS devices are compatible with IR reflow techniques. Preheating of these components is recommended to avoid extreme thermal stress. KEMET's recommended profile conditions for IR reflow reflect the profile conditions of the IPC/J-STD-020D standard for moisture sensitivity testing.

To prevent degradation of temperature cycling capability, care must be taken to prevent solder from flowing into the inner side of the lead frames (inner side of "J" lead in contact with the circuit board).

After soldering, the capacitors should be air cooled to room temperature before further processing. Forced air cooling is not recommended.

Hand soldering should be performed with care due to the difficulty in process control. If performed, care should be taken to avoid contact of the soldering iron to the capacitor body. The iron should be used to heat the solder pad, applying solder between the pad and the lead, until reflow occurs. Once reflow occurs, the iron should be removed immediately. (Preheating is required when hand soldering to avoid thermal shock.)

Profile Feature	SnPb Assembly	Pb-Free Assembly
<b>Preheat/Soak</b>		
Temperature Minimum ( $T_{smin}$ )	100°C	150°C
Temperature Maximum ( $T_{smax}$ )	150°C	200°C
Time ( $t_s$ ) from $T_{smin}$ to $T_{smax}$	60 – 120 seconds	60 – 120 seconds
Ramp-up Rate ( $T_L$ to $T_p$ )	3°C/seconds maximum	3°C/seconds maximum
Liquidous Temperature ( $T_L$ )	183°C	217°C
Time Above Liquidous ( $t_L$ )	60 – 150 seconds	60 – 150 seconds
Peak Temperature ( $T_p$ )	235°C	250°C
Time within 5°C of Maximum Peak Temperature ( $t_p$ )	20 seconds maximum	10 seconds maximum
Ramp-down Rate ( $T_p$ to $T_L$ )	6°C/seconds maximum	6°C/seconds maximum
Time 25°C to Peak Temperature	6 minutes maximum	8 minutes maximum



Note: All temperatures refer to the center of the package, measured on the capacitor body surface that is facing up during assembly reflow.



KPS Series, X7R Dielectric, 10VDC–630VDC (Commercial and Automotive Grade)  
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

**Table 4 – Performance & Reliability: Test Methods & Conditions**

TEST	REFERENCE	TEST CONDITIONS	LIMITS																																				
Visual & Mechanical	KEMET Internal	No defects that may affect performance (10X)	Dimensions according KEMET Spec Sheet																																				
Capacitance (Cap)	KEMET Internal	1 kHz $\pm$ 50 Hz and 1.0 $\pm$ 0.2 Vrms if capacitance $\leq$ 10 $\mu$ F 120 Hz $\pm$ 10 Hz and 0.5 $\pm$ 0.1 Vrms if capacitance > 10 $\mu$ F	Within Tolerance  Note: When measuring capacitance it is important to ensure the set voltage level is held constant. The HP4284 & Agilent E4980 have a feature known as Automatic Level Control (ALC). The ALC feature should be switched to "ON".																																				
Dissipation Factor (DF)	KEMET Internal	1 kHz $\pm$ 50 Hz and 1.0 $\pm$ 0.2 Vrms if capacitance $\leq$ 10 $\mu$ F 120 Hz $\pm$ 10 Hz and 0.5 $\pm$ 0.1 Vrms if capacitance > 10 $\mu$ F	Within Specification  <table border="1"> <thead> <tr> <th colspan="2">DF Limits Maximum (%)</th> </tr> <tr> <th>Voltage</th> <th>Initial</th> </tr> </thead> <tbody> <tr> <td>&gt; 25</td> <td>2.5</td> </tr> <tr> <td>16/25</td> <td>3.5</td> </tr> <tr> <td>&lt; 16</td> <td>5</td> </tr> </tbody> </table>	DF Limits Maximum (%)		Voltage	Initial	> 25	2.5	16/25	3.5	< 16	5																										
DF Limits Maximum (%)																																							
Voltage	Initial																																						
> 25	2.5																																						
16/25	3.5																																						
< 16	5																																						
Insulation Resistance (IR)	KEMET Internal	Apply rated voltage for 120 seconds at 25oC	Within Specification To obtain IR limit, divide MQ- $\mu$ F value by the capacitance and compare to G $\Omega$ limit. Select the lower of the two limits.  <table border="1"> <thead> <tr> <th>EIA Case Size</th> <th>Stack</th> <th>Voltage</th> <th>1,000 Megohm Microfarads or 100 G</th> <th>500 Medohm Microfarads or 10G</th> <th>100 Megohm Microfarads or 1G</th> </tr> </thead> <tbody> <tr> <td>1210</td> <td>Single / Double</td> <td>16 - 250</td> <td>&lt; 0.39 <math>\mu</math>F</td> <td><math>\geq</math> 0.39 <math>\mu</math>F</td> <td></td> </tr> <tr> <td>1812</td> <td>Single / Double</td> <td>16-250</td> <td>&lt; 2.2 <math>\mu</math>F</td> <td><math>\geq</math> 2.2 <math>\mu</math>F</td> <td></td> </tr> <tr> <td>2220</td> <td>Single / Double</td> <td>16-250</td> <td>&lt; 10 <math>\mu</math>F</td> <td><math>\geq</math> 10 <math>\mu</math>F</td> <td></td> </tr> <tr> <td>2220</td> <td>Single</td> <td><math>\geq</math> 500</td> <td><math>\leq</math> 0.22 <math>\mu</math>F</td> <td></td> <td><math>\geq</math> 0.33 <math>\mu</math>F</td> </tr> <tr> <td>2220</td> <td>Double</td> <td><math>\geq</math> 500</td> <td><math>\leq</math> 0.47 <math>\mu</math>F</td> <td></td> <td><math>\geq</math> 0.68 <math>\mu</math>F</td> </tr> </tbody> </table>	EIA Case Size	Stack	Voltage	1,000 Megohm Microfarads or 100 G	500 Medohm Microfarads or 10G	100 Megohm Microfarads or 1G	1210	Single / Double	16 - 250	< 0.39 $\mu$ F	$\geq$ 0.39 $\mu$ F		1812	Single / Double	16-250	< 2.2 $\mu$ F	$\geq$ 2.2 $\mu$ F		2220	Single / Double	16-250	< 10 $\mu$ F	$\geq$ 10 $\mu$ F		2220	Single	$\geq$ 500	$\leq$ 0.22 $\mu$ F		$\geq$ 0.33 $\mu$ F	2220	Double	$\geq$ 500	$\leq$ 0.47 $\mu$ F		$\geq$ 0.68 $\mu$ F
EIA Case Size	Stack	Voltage	1,000 Megohm Microfarads or 100 G	500 Medohm Microfarads or 10G	100 Megohm Microfarads or 1G																																		
1210	Single / Double	16 - 250	< 0.39 $\mu$ F	$\geq$ 0.39 $\mu$ F																																			
1812	Single / Double	16-250	< 2.2 $\mu$ F	$\geq$ 2.2 $\mu$ F																																			
2220	Single / Double	16-250	< 10 $\mu$ F	$\geq$ 10 $\mu$ F																																			
2220	Single	$\geq$ 500	$\leq$ 0.22 $\mu$ F		$\geq$ 0.33 $\mu$ F																																		
2220	Double	$\geq$ 500	$\leq$ 0.47 $\mu$ F		$\geq$ 0.68 $\mu$ F																																		
Temperature Coefficient of Capacitance (TCC)	KEMET Internal	1 kHz $\pm$ 50 Hz and 1.0 $\pm$ 0.2 Vrms if capacitance $\leq$ 10 $\mu$ F 120 Hz $\pm$ 10 Hz and 0.5 $\pm$ 0.1 Vrms if capacitance > 10 $\mu$ F  <table border="1"> <thead> <tr> <th>Step</th> <th>Temperature (°C)</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>+25°C</td> </tr> <tr> <td>2</td> <td>-55°C</td> </tr> <tr> <td>3</td> <td>+25°C (Reference Temperature)</td> </tr> <tr> <td>4</td> <td>+125°C</td> </tr> </tbody> </table>	Step	Temperature (°C)	1	+25°C	2	-55°C	3	+25°C (Reference Temperature)	4	+125°C	Capacitance $\pm$ 15% over -55°C to +125°C																										
Step	Temperature (°C)																																						
1	+25°C																																						
2	-55°C																																						
3	+25°C (Reference Temperature)																																						
4	+125°C																																						
Dielectric Withstanding Voltage (DWV)	KEMET Internal	250% of rated voltage for voltage rating $\leq$ 250V 150% of rated voltage for voltage rating 500V and 630V  (5 $\pm$ 1 seconds and charge/discharge not exceeding 50 mA)	Withstand test voltage without insulation breakdown or damage.																																				
Aging Rate (Maximum % Capacitance Loss/Decade Hour)	KEMET Internal	3.0% Capacitance Loss / Decade Hour Capacitance measurements (including tolerance) are indexed to a referee time of 1,000 hours.	Please refer to a part number specification sheet for specific Aging rate																																				

KPS Series, X7R Dielectric, 10VDC–630VDC (Commercial and Automotive Grade)  
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

**Table 4 – Performance & Reliability: Test Methods & Conditions cont.**

Terminal Strength	KEMET Internal	<p>Shear stress test per specific case size, Time: 60±1 sec. Force: 18N</p> 	No evidence of mechanical damage															
Board Flex	AEC-Q200-005	<p>5.0mm Minimum Test time: 60± 5sec Ramp time: 1 mm / sec</p> 	No evidence of mechanical damage															
Solderability	J-STD-002	<p>Condition: 4 hours ± 15 minutes at 155°C dry bake apply all methods Test 245 ±5°C (SnPb &amp; Pb-Free)</p>	Visual Inspection. 95% coverage on termination. No leaching															
Temperature Cycling	JESD22 Method JA-104	<p>1,000 cycles (-55°C to +125°C) 2-3 cycles per hour Soak Time 1 or 5 min</p>	<p>Measurement at 24 hours ±4 hours after test conclusion. Cap: ±20% shift DF: Initial Limit IR: Initial Limit</p>															
Biased Humidity	MIL-STD-202 Method 103	<p>Load Humidity: 1,000 hours 85°C / 85% RH and rated voltage.</p> <p>Low Volt Humidity: 1,000 hours 85°C / 85% RH and 1.5 V.</p>	<p>Measurement at 24 hours ±4 hours after test conclusion. Within Post Environmental Limits Cap: ±20% shift IR: 10% of Initial Limit</p> <table border="1" data-bbox="990 1270 1461 1459"> <thead> <tr> <th colspan="3">DF Limits Maximum (%)</th> </tr> <tr> <th>Voltage</th> <th>Initial</th> <th>Initial</th> </tr> </thead> <tbody> <tr> <td>&gt; 25</td> <td>2.5</td> <td>3.0</td> </tr> <tr> <td>16/25</td> <td>3.5</td> <td>5.0</td> </tr> <tr> <td>&lt; 16</td> <td>5</td> <td>7.5</td> </tr> </tbody> </table>	DF Limits Maximum (%)			Voltage	Initial	Initial	> 25	2.5	3.0	16/25	3.5	5.0	< 16	5	7.5
DF Limits Maximum (%)																		
Voltage	Initial	Initial																
> 25	2.5	3.0																
16/25	3.5	5.0																
< 16	5	7.5																
Thermal Shock	MIL-STD-202 Method 107	<p>Number of cycles required 5, (-55°C to 125°C) Dwell time 15 minutes.</p>	<p>Cap: ±20% shift DF: Initial Limit IR: Initial Limit</p>															

**Table 4 – Performance & Reliability: Test Methods & Conditions cont.**

			Within Post Environmental Limits Cap: ±20% shift IR: 10% of Initial Limit															
High Temperature Life	MIL-STD-202 Method 108	150% of rated voltage for voltage rating ≤250V 100% of rated voltage for voltage rating ≥500V  1,000 hours at 125°C	<table border="1"> <thead> <tr> <th colspan="3">DF Limits Maximum (%)</th> </tr> <tr> <th>Voltage</th> <th>Initial</th> <th>Initial</th> </tr> </thead> <tbody> <tr> <td>&gt; 25</td> <td>2.5</td> <td>3.0</td> </tr> <tr> <td>16/25</td> <td>3.5</td> <td>5.0</td> </tr> <tr> <td>&lt; 16</td> <td>5</td> <td>7.5</td> </tr> </tbody> </table>	DF Limits Maximum (%)			Voltage	Initial	Initial	> 25	2.5	3.0	16/25	3.5	5.0	< 16	5	7.5
			DF Limits Maximum (%)															
Voltage	Initial	Initial																
> 25	2.5	3.0																
16/25	3.5	5.0																
< 16	5	7.5																
Vibration	MIL-STD-202 Method 204	5 g's for 20 minutes, 12 cycles each of 3 orientations. Test from 10 – 2,000 Hz	Cap: ±20% shift DF: Initial Limit IR: Initial Limit															
Resistance to Soldering Heat	MIL-STD-202 Method 210	Condition K, time above 217°C, 60s – 150s	Cap: ±20% shift DF: Initial Limit IR: Initial Limit															


## Storage & Handling

Ceramic chip capacitors should be stored in normal working environments. While the chips themselves are quite robust in other environments, solderability will be degraded by exposure to high temperatures, high humidity, corrosive atmospheres, and long term storage. In addition, packaging materials will be degraded by high temperature – reels may soften or warp and tape peel force may increase. KEMET recommends that maximum storage temperature not exceed 40°C and maximum storage humidity not exceed 70% relative humidity. In addition, temperature fluctuations should be minimized to avoid condensation on the parts and atmospheres should be free of chlorine and sulfur bearing compounds. For optimized solderability chip stock should be used promptly, preferably within 1.5 years of receipt.


# KPS Series, X7R Dielectric, 10VDC-630VDC (Commercial and Automotive Grade) Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

## Construction

### Construction - Sn Termination Finish




### Construction - SnPbs Termination Finish



## Tape & Reel Packaging Information

KEMET offers multilayer ceramic chip capacitors packaged in 8, 12 and 16 mm tape on 7" and 13" reels in accordance with EIA Standard 481. This packaging system is compatible with all tape-fed automatic pick and place systems. See Table 2 for details on reeling quantities for commercial chips.



**Table 5 – Carrier Tape Configuration – Embossed Plastic (mm)**

EIA Case Size	Tape Size (W)*	Pitch (P <sub>1</sub> )*	
KPS 1210	12	8	8
KPS 1812 & 2220	16	12	12

\*Refer to Figure 1 for W and P<sub>1</sub> carrier tape reference locations.

\*Refer to Table 5 for tolerance specifications.

**Figure 1 – Embossed (Plastic) Carrier Tape Dimensions**



**Table 6 – Embossed (Plastic) Carrier Tape Dimensions**  
Metric will govern

Constant Dimensions – Millimeters (Inches)									
Tape Size	D <sub>0</sub>	D <sub>1</sub> Minimum Note 1	E <sub>1</sub>	P <sub>0</sub>	P <sub>2</sub>	R Reference Note 2	S <sub>1</sub> Minimum Note 3	T Maximum	T <sub>1</sub> Maximum
8 mm	1.5 +0.10/0.0-0.0 (0.059 +0.004/-0.0)	1.0 (0.039)	1.75 ±0.10 (0.069 ±0.004)	4.0 ±0.10 (0.157 ±0.004)	2.0 ±0.05 (0.079 ±0.002)	25.0 (0.984)	0.600 (0.024)	0.600 (0.024)	0.100 (0.004)
12 mm		1.5 (0.059)				30 (1.181)			
16 mm									
Variable Dimensions – Millimeters (Inches)									
Tape Size	Pitch	B <sub>1</sub> Maximum Note 4	E <sub>2</sub> Minimum	F	P <sub>1</sub>	T <sub>2</sub> Maximum	W Maximum	A <sub>0</sub> , B <sub>0</sub> & K <sub>0</sub>	
8 mm	Single (4 mm)	4.35 (0.171)	6.25 (0.246)	3.5 ±0.05 (0.138 ±0.002)	4.0 ±0.10 (0.157 ±0.004)	2.5 (0.098)	8.3 (0.327)	Note 5	
12 mm	Single (4 mm) and Double (8 mm)	8.2 (0.323)	10.25 (0.404)	5.5 ±0.05 (0.217 ±0.002)	8.0 ±0.10 (0.315 ±0.004)	4.6 (0.181)	12.3 (0.484)		
16 mm	Triple (12 mm)	12.1 (0.476)	14.25 (0.561)	7.5 ±0.05 (0.138 ±0.002)	12.0 ±0.10 (0.157 ±0.004)	4.6 (0.181)	16.3 (0.642)		

1. The embossment hole location shall be measured from the sprocket hole controlling the location of the embossment. Dimensions of embossment location and hole location shall be applied independent of each other.
2. The tape with or without components shall pass around R without damage (see Figure 5).
3. If  $S_1 < 1.0$  mm, there may not be enough area for cover tape to be properly applied (see EIA Standard 481 paragraph 4.3 section b).
4.  $B_1$  dimension is a reference dimension for tape feeder clearance only.
5. The cavity defined by  $A_0$ ,  $B_0$  and  $K_0$  shall surround the component with sufficient clearance that:
  - (a) the component does not protrude above the top surface of the carrier tape.
  - (b) the component can be removed from the cavity in a vertical direction without mechanical restriction, after the top cover tape has been removed.
  - (c) rotation of the component is limited to 20° maximum for 8 and 12 mm tapes and 10° maximum for 16 mm tapes (see Figure 2).
  - (d) lateral movement of the component is restricted to 0.5 mm maximum for 8 and 12 mm wide tape and to 1.0 mm maximum for 16 mm tape (see Figure 3).
  - (e) for KPS Series product,  $A_0$  and  $B_0$  are measured on a plane 0.3 mm above the bottom of the pocket.
  - (f) see Addendum in EIA Standard 481 for standards relating to more precise taping requirements.

## Packaging Information Performance Notes


- Cover Tape Break Force:** 1.0 kg minimum.
- Cover Tape Peel Strength:** The total peel strength of the cover tape from the carrier tape shall be:

Tape Width	Peel Strength
8 mm	0.1 to 1.0 newton (10 to 100 gf)
12 and 16 mm	0.1 to 1.3 newton (10 to 130 gf)


The direction of the pull shall be opposite the direction of the carrier tape travel. The pull angle of the carrier tape shall be 165° to 180° from the plane of the carrier tape. During peeling, the carrier and/or cover tape shall be pulled at a velocity of 300 ±10 mm/minute.

- Labeling:** Bar code labeling (standard or custom) shall be on the side of the reel opposite the sprocket holes. Refer to EIA Standards 556 and 624.


## Figure 2 – Maximum Component Rotation



## Figure 3 – Maximum Lateral Movement



## Figure 4 – Bending Radius



KPS Series, X7R Dielectric, 10VDC-630VDC (Commercial and Automotive Grade)  
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

Figure 5 – Reel Dimensions




Table 7 – Reel Dimensions

Metric will govern

Constant Dimensions – Millimeters (Inches)				
Tape Size	A	B Minimum	C	D Minimum
8 mm	178 ±0.20 (7.008 ±0.008) or 330 ±0.20 (13.000 ±0.008)	1.5 (0.059)	13.0 +0.5/-0.2 (0.521 +0.02/-0.008)	20.2 (0.795)
12 mm				
16 mm				
Variable Dimensions – Millimeters (Inches)				
Tape Size	N Minimum	W <sub>1</sub>	W <sub>2</sub> Maximum	W <sub>3</sub>
8 mm	50 (1.969)	8.4 +1.5/-0.0 (0.331 +0.059/-0.0)	14.4 (0.567)	Shall accommodate tape width without interference
12 mm		12.4 +2.0/-0.0 (0.488 +0.078/-0.0)	18.4 (0.724)	
16 mm		16.4 +2.0/-0.0 (0.646 +0.078/-0.0)	22.4 (0.882)	

Figure 6 – Tape Leader & Trailer Dimensions





Figure 7 – Maximum Camber



## KEMET Electronics Corporation Sales Offices

For a complete list of our global sales offices, please visit <https://www.yageogroup.com/SalesResources/SalesOffices>

---

## Disclaimer

YAGEO Corporation and its affiliates do not recommend the use of commercial or automotive grade products for high reliability applications or manned space flight.

All product specifications, statements, information and data (collectively, the "Information") in this datasheet are subject to change. The customer is responsible for checking and verifying the extent to which the Information contained in this publication is applicable to an order at the time the order is placed. All Information given herein is believed to be accurate and reliable, but it is presented without guarantee, warranty, or responsibility of any kind, expressed or implied.

Statements of suitability for certain applications are based on KEMET Electronics Corporation's ("KEMET") knowledge of typical operating conditions for such applications, but are not intended to constitute – and KEMET specifically disclaims – any warranty concerning suitability for a specific customer application or use. The Information is intended for use only by customers who have the requisite experience and capability to determine the correct products for their application. Any technical advice inferred from this Information or otherwise provided by KEMET with reference to the use of KEMET's products is given gratis, and KEMET assumes no obligation or liability for the advice given or results obtained.

Although KEMET designs and manufactures its products to the most stringent quality and safety standards, given the current state of the art, isolated component failures may still occur. Accordingly, customer applications which require a high degree of reliability or safety should employ suitable designs or other safeguards (such as installation of protective circuitry or redundancies) in order to ensure that the failure of an electrical component does not result in a risk of personal injury or property damage.

Although all product-related warnings, cautions and notes must be observed, the customer should not assume that all safety measures are indicated or that other measures may not be required.

*KEMET is a registered trademark of KEMET Electronics Corporation.*