SCAS689A - FEBRUARY 2003 - REVISED NOVEMBER 2010

- Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications
- Spread Spectrum Clock Compatible
- Operating Frequency: 60 MHz to 200 MHz
- Low Jitter (cycle-cycle): ±50 ps
- Low Static Phase Offset: ±50 ps
- Low Jitter (Period): ±35 ps
- Distributes One Differential Clock Input to 10 Differential Outputs

- Enters Low-Power Mode When No CLK Input Signal Is Applied or PWRDWN Is Low
- Operates From Dual 2.5-V Supplies
- Available in a 48-Pin TSSOP Package or 56-Ball MicroStar Junior™ BGA Package
- Consumes < 100-µA Quiescent Current</p>
- External Feedback Pins (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks
- Meets/Exceeds the Latest DDR JEDEC Spec JESD82-1

Description

The CDCV857B is a high-performance, low-skew, low-jitter zero delay buffer that distributes a differential clock input pair (CLK, \overline{CLK}) to 10 differential pairs of clock outputs (Y[0:9], $\overline{Y[0:9]}$) and one differential pair of feedback clock outputs (FBOUT, \overline{FBOUT}). The clock outputs are controlled by the clock inputs (CLK, \overline{CLK}), the feedback clocks (FBIN, \overline{FBIN}), and the analog power input (AV_{DD}). When \overline{PWRDWN} is high, theoutputs switch in phase and frequency with CLK. When \overline{PWRDWN} is low, all outputs are disabled to a high-impedance state (3-state) and the PLL is shut down (low-power mode). The device also enters this low-power mode when the input frequency falls below a suggested detection frequency that is below 20 MHz (typical 10 MHz). An input frequency detection circuit detects the low frequency condition and, after applying a >20-MHz input signal, this detection circuit turns the PLL on and enables the outputs.

When AV_{DD} is strapped low, the PLL is turned off and bypassed for test purposes. The CDCV857B is also able to track spread spectrum clocking for reduced EMI.

Since the CDCV857B is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up. The CDCV857B is characterized for both commercial and industrial temperature ranges.

T _A	TSSOP (DGG)	MicroStar Junior™ BGA (GQL)										
0°C to 85°C	CDCV857BDGG	CDCV857BGQL										
–40°C to 85°C	CDCV857BIDGG											

AVAILABLE OPTIONS

FUNCTION TABLE (Select Functions)

	INPUTS	3			OU.	TPUTS		PLL
AV _{DD}	PWRDWN	CLK	CLK	Y[0:9]	Y[0:9]	FBOUT	FBOUT	
GND	Н	L	Н	L	Н	L	Н	Bypassed/Off
GND	Н	Н	L	Н	L	Н	L	Bypassed/Off
х	L	L	Н	Z	Z	Z	Z	Off
х	L	Н	L	Z	Z	Z	Z	Off
2.5 V (nom)	Н	L	Н	L	Н	L	Н	On
2.5 V (nom)	Н	Н	L	Н	L	Н	L	On
2.5 V (nom)	Х	<20 MHz	<20 MHz	Z	Z	Z	Z	Off



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


MicroStar Junior is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated


SCAS689A - FEBRUARY 2003 - REVISED NOVEMBER 2010





2

SCAS689A - FEBRUARY 2003 - REVISED NOVEMBER 2010



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SCAS689A - FEBRUARY 2003 - REVISED NOVEMBER 2010

т	ERMINAL			
NAME	DGG	GQL		DESCRIPTION
AGND	17	H1		Ground for 2.5-V analog supply
AV _{DD}	16	G2		2.5-V Analog supply
CLK, CLK	13, 14	F1, F2	I	Differential clock input
FBIN, FBIN	35, 36	F5, F6	I	Feedback differential clock input
FBOUT, FBOUT	32, 33	H6, G5	0	Feedback differential clock output
GND	1, 7, 8, 18, 24, 25, 31, 41, 42, 48	A3, A4, C1, C2, C5, C6, H2, H5, K3, K4		Ground
PWRDWN	37	E6	I	Output enable for Y and \overline{Y}
V _{DDQ}	4, 11, 12, 15, 21, 28, 34, 38, 45	B3, B4, E1, E2, E5, G1, G6, J3, J4		2.5-V Supply
Y[0:9]	3, 5, 10, 20, 22, 27, 29, 39, 44, 46	A1, B2, D1, J2, K1, A6, B5, D6, J5, K6	0	Buffered output copies of input clock, CLK
Y[0:9]	2, 6, 9, 19, 23, 26, 30, 40, 43, 47	A2, B1, D2, J1, K2, A5, B6, D5, J6, K5	0	Buffered output copies of input clock, CLK

Terminal Functions

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

$ \begin{array}{l} Supply \ \text{voltage range, } V_{DDQ,} \ \text{AV}_{DD} \\ \text{Input voltage range, } V_{I} \ (\text{see Notes 1 and 2}) \\ \text{Output voltage range, } V_{O} \ (\text{see Notes 1 and 2}) \\ \text{Input clamp current, } I_{IK} \ (V_{I} < 0 \ \text{or } V_{I} > V_{DDQ}) \\ \text{Output clamp current, } I_{OK} \ (V_{O} < 0 \ \text{or } V_{O} > V_{DDQ}) \\ \text{Continuous output current, } I_{O} \ (V_{O} = 0 \ \text{to } V_{DDQ}) \\ \text{Continuous current to GND or } V_{DDQ} \\ \end{array} $	$\begin{array}{c}0.5 \ V \ to \ V_{DDQ} + 0.5 \ V \\0.5 \ V \ to \ V_{DDQ} + 0.5 \ V \\ \pm 50 \ mA \\ \pm 50 \ mA \\ \pm 50 \ mA \\ \pm 100 \ mA \end{array}$
Package thermal impedance, θ _{JA} (see Note 3): GQL package	
Storage temperature range T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

2. This value is limited to 3.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.



SCAS689A - FEBRUARY 2003 - REVISED NOVEMBER 2010

			MIN	TYP MAX	UNIT			
		V _{DDQ}	2.3	2.7	V			
Supply voltage		AV _{DD}	V _{DDQ} – 0.12	2.7	V			
	CLK	, <u>CLK</u> , FBIN, <u>FBIN</u>		V _{DDQ} /2-0.18				
Low-level input voltage, VIL	PWF	RDWN	-0.3	0.7	V			
	CLK	, <u>CLK</u> , FBIN, <u>FBIN</u>	V _{DDQ} /2 + 0.18					
High-level input voltage, VIH	PWF	RDWN	1.7	V _{DDQ} + 0.3	V			
DC input signal voltage (see Note 5)			-0.3	V _{DDQ} + 0.3	V _{DDQ} + 0.3 V			
Differential input signal voltage, V _{ID} (see Note 6)	dc	CLK, FBIN	0.36	V _{DDQ} + 0.6				
	ac	CLK, FBIN	0.7	V _{DDQ} + 0.6	V			
Input differential pair cross voltage, V_{IX} (see Note 7	·)		V _{DDQ} /2-0.2	V _{DDQ} /2 + 0.2	V			
High-level output current, I _{OH}				-12	mA			
Low-level output current, I _{OL}				12	mA			
Input slew rate, SR			1	4	V/ns			
0 ··· / ··· · · · ·		Commercial	0	85				
Operating free-air temperature, T _A		Industrial	-40	85	°C			

recommended operating conditions (see Note 4)

NOTES: 4. The unused inputs must be held high or low to prevent them from floating.

5. The dc input signal voltage specifies the allowable dc execution of the differential input.

6. The differential input signal voltage specifies the differential voltage |VTR – VCP| required for switching, where VTR is the true input level and VCP is the complementary input level.

 The differential cross-point voltage is expected to track variations of V_{CC} and is the voltage at which the differential signals must be crossing.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
V _{IK}	Input voltage	All inputs	$V_{DDQ} = 2.3 \text{ V}, \text{ I}_{\text{I}} = -18 \text{ mA}$			-1.2	V	
			V_{DDQ} = min to max, I_{OH} = -1 mA	V _{DDQ} - 0.1			.,	
V _{OH}	V _{OH} High-level output voltage		$V_{DDQ} = 2.3 \text{ V}, I_{OH} = -12 \text{ mA}$		V			
v	V _{OL} Low-level output voltage		V_{DDQ} = min to max, I_{OL} = 1 mA		0.1	V		
VOL			$V_{DDQ} = 2.3 \text{ V}, I_{OL} = 12 \text{ mA}$			0.6	v	
V _{OD}								
V _{OX}			with 120 Ω /CL = 14 pF (See Figure 3)	V _{DDQ} /2-0.15	V _{DDQ} /2	V _{DDQ} /2 + 0.15	V	
lj –	Input current		$V_{DDQ} = 2.7 \text{ V}, V_I = 0 \text{ V to } 2.7 \text{ V}$			±10	μΑ	
I _{OZ}	High-impedance state outp	out current	$V_{DDQ} = 2.7 \text{ V}, V_{O} = V_{DDQ} \text{ or GND}$			±10	μA	
I _{DDPD}	Power-down current on V _{DDQ} + AV _{DD}		CLK and $\overline{\text{CLK}}$ = 0 MHz; $\overline{\text{PWRDWN}}$ = Low; Σ of I _{DD} and AI _{DD}		20	100	μA	
A 1	Questo surrent en AV		f _O = 170 MHz		7	10		
AI _{DD}	Supply current on AV _{DD}		f _O = 200 MHz	9		12	mA	
CI	Input capacitance		$V_{DDQ} = 2.5 \text{ V}, V_I = V_{DDQ} \text{ or GND}$	2	2.5	3.5	pF	

 † All typical values are at a respective nominal $V_{\text{DDQ}}.$

[‡] The differential output signal voltage specifies the differential voltage |VTR – VCP|, where VTR is the true output level and VCP is the complementary output level.

[§] The differential cross-point voltage is expected to track variations of V_{DDQ} and is the voltage at which the differential signals must be crossing. The frequency range is 100 MHz to 200 MHz.



SCAS689A - FEBRUARY 2003 - REVISED NOVEMBER 2010

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

	PARAMETER	TEST CON	DITIONS	MIN	TYP [†]	MAX	UNIT
			f _O = 170 MHz		100	110	
		Without load	f _O = 200 MHz		105	120	
		Differential outputs	f _O = 170 MHz		200	240	
I _{DD}	Dynamic current on $V_{\mbox{DDQ}}$	terminated with 120 Ω/CL = 0 pF	f _O = 200 MHz		210	250	mA
		Differential outputs	f _O = 170 MHz		260	300	
		terminated with 120 Ω/CL = 14 pF	f _O = 200 MHz		280	320	
ΔC	Part-to-part input capacitance variation	$V_{DDQ} = 2.5 \text{ V}, \text{ V}_{I} = V$	/ _{DDQ} or GND			1	pF
C _{I(Δ)}	Input capacitance difference between CLK and CLKB, FBIN, and FBINB	$V_{DDQ} = 2.5 \text{ V}, \text{ V}_{I} = V$	/ _{DDQ} or GND			0.25	pF
Co	Output capacitance	V_{DDQ} = 2.5 V, V_{O} =	V _{DDQ} or GND	2.5	3	3.5	pF

[†] All typical values are at a respective nominal V_{DDQ}.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
4	Operating clock frequency	60	000	MI 1-
f _{CLK}	Application clock frequency		200	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time [†] (PLL mode)		10	μs
	Stabilization time [‡] (Bypass mode)		30	ns

[†] The time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK and V_{DD} must be applied. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

[‡] A recovery time is required when the device goes from power-down mode into bypass mode (AVDD at GND).

switching characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH} §	Low to high level propagation delay time	Test mode/CLK to any output		3.5		ns	
t _{PHL} §	High-to low level propagation delay time	Test mode/CLK to any output		3.5		ns	
		66 MHz	-60		60	ps	
t _{jit(per)} ¶	Jitter (period), See Figure 7	100/133/167/200 MHz	-35		35	ps	
t _{jit(cc)} ¶ Jitt		66 MHz	z –75		75		
	Jitter (cycle-to-cycle), See Figure 4	100/133/167/200 MHz	-50		50	ps	
. ۹		66 MHz	-100		100		
t _{jit(hper)} 1	Half-period jitter, See Figure 8	100/133/167/200 MHz	-75		75	75 ps	
t _{slr(o)}	Output clock slew rate, See Figure 9	Load: 120 Ω/14 pF	1		2	V/ns	
		66 MHz	-100		100		
t _(Ø)	Static phase offset, See Figure 5	100/133/167/200 MHz	-50		50	ps	
tsk _(o)	Output skew, See Figure 6	Load: 120 Ω/14 pF		70	100	ps	
t _r , t _f	Output rise and fall times (20% – 80%)	Load: 120 Ω/14 pF	600		900	ps	

§ Refers to the transition of the noninverting output.

[¶] This parameter is assured by design but can not be 100% production tested.



SCAS689A - FEBRUARY 2003 - REVISED NOVEMBER 2010

PARAMETER MEASUREMENT INFORMATION




Figure 1. IBIS Model Output Load




Figure 2. Output Load Test Circuit



SCAS689A - FEBRUARY 2003 - REVISED NOVEMBER 2010





Figure 3. Output Load Test Circuit for Crossing Point




 $\mathbf{t_{jit(cc)}} = \mathbf{t_{c(n)}} - \mathbf{t_{c(n+1)}}$

Figure 4. Cycle-to-Cycle Jitter




SCAS689A - FEBRUARY 2003 - REVISED NOVEMBER 2010





SCAS689A - FEBRUARY 2003 - REVISED NOVEMBER 2010







15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDCV857BDGG	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	CDCV857B	Samples
CDCV857BDGGG4	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	CDCV857B	Samples
CDCV857BDGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	CDCV857B	Samples
CDCV857BDGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	CDCV857B	Samples
CDCV857BIDGG	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCV857B-I	Samples
CDCV857BIDGGG4	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCV857B-I	Samples
CDCV857BIDGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCV857B-I	Samples
CDCV857BIDGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCV857B-I	Samples
HPA00014DGG	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	CDCV857B	Samples
HPA00014DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	CDCV857B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

The die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



www.ti.com

15-Apr-2017

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION



*All dimensions are nominal



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCV857BDGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
CDCV857BIDGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

29-Mar-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCV857BDGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
CDCV857BIDGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0


MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated