
TOSHIBA



TOSHIBA CORPORATION

Semiconductor Company


Preface

Thank you very much for making use of Toshiba microcomputer LSIs Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

CAUTION How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts = (NMI, INTO to INT3, INTRTC, INTALM0 to INTALM4), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of f_{EPH}) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.



CMOS 16-Bit Microcontrollers TMP91C824FG/JTMP91C824-S

Outline and Features

TMP91C824 is a high-speed 16-bit microcontroller designed for the control of various mid- to large-scale equipment.

TMP91C824FG comes in a 100-pin flat package. JTMP91C824·S is a chip form product.

Listed below are the features.

- (1) High-speed 16-bit CPU (900/L1 CPU)
 - Instruction mnemonics are upward-compatible with TLCS-90
 - 16 Mbytes of linear address space
 - General-purpose registers and register banks
 - 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
 - Micro DMA: 4 channels (485 ns/2 bytes at 33 MHz)
- (2) Minimum instruction execution time: 121 ns (at 33 MHz)
- (3) Built-in RAM: 8 Kbytes Built-in ROM: None

RESTRICTIONS ON PRODUCT USE

20070701-EN

- The information contained herein is subject to change without notice:
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS
 compatibility. Please use these products in this document in compliance with all applicable laws and regulations
 that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses
 occurring as a result of noncompliance with applicable laws and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

- (4) External memory expansion
 - Expandable up to 106 Mbytes (shared program/data area)
 - Can simultaneously support 8-/16-bit width external data bus Dynamic data bus sizing
 - Separate bus system
- (5) 8-bit timers: 4 channels
- (6) General-purpose serial interface: 2 channels
 - UART/Synchronous mode: 2 channels
 - IrDA Ver.1.0 (115.2 kbps) mode selectable: 1 channel
- (7) Serial bus interface: 1 channel
 - I²C bus mode/clock synchronous mode selectable
- (8) Timer for real-time clock (RTC)
 - Based on TC8521A
- (9) 10-bit AD converter: 8 channels
- (10) Watchdog timer
- (11) Melody/alarm generator
 - Melody: Output of clock 4 to 5461 Hz
 - Alarm: Output of the 8 kinds of alarm pattern
 - · Output of the 5 kinds of interval interrupt
- (12) Chip select/wait controller: 4 channels
- (13) Memory management unit
 - Expandable up to 106 Mbytes (4 local areas/8-bank method)
- (14) Interrupts: 37 interrupts
 - 9 CPU interrupts; Software interrupt instruction and illegal instruction
 - 23 internal interrupts 7 priority levels are selectable
 - 5 external interrupts: 7 priority levels are selectable (among 4 interrupts are selectable edge mode)
- (15) Input/output ports: 35 pins (at external 16 bit data bus memory)
- (16) Standby function

Three HALT modes: IDLE2 (Programmable), IDLE1 and STOP

- (17) Triple-clock controller
 - Clock doubler (DFM) circuit is inside
 - Clock gear function: Select a high-frequency clock fc/1 to fc/16
 - Slow mode (fs \neq 32,768 kHz)
- (18) Operating voltage
 - $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V (fc max} = 33 \text{ MHz)}$
 - $V_{CC} = 1.8 \text{ V to } 3.6 \text{ V (fc max} = 10 \text{ MHz)}$
- (19) Package
 - 100-pin QFP: LQFP100-P-1414-0.50F
 - Chip form supply also available. For details, contact your local Toshiba sales representative.




Figure 1.1 TMP91C824 Block Diagram

2. Pin Assignment and Functions

The assignment of input/output pins for the TMP91C824, their names and functions are as follows:




Figure 2.1 Pin Assignment Diagram (100-pin QFP)

2.2 Pad Layout

(Chip size 4.37 mm \times 4.37 mm)

Unit: μm

Pin No.	Name	X Point	Y Point	Pin No.	Name	X Point	Y Point	Pin No.	Name	X Point	Y Point
1	VREFL	-2050	1721	35	PC0	-140	-2050	69	P21	2045	939
2	AVSS	-2050	1596	36	PC1	-14	-2050	70	P20	2045	1075
3	AVCC	-2050	1470	37	PC2	112	-2050	71	A15	2045	1207
4	P80	-2050	1337	38	PC3	238	-2050	72	(A14)/	2045	1337
5	P81	-2050	1209	39	PC4	365	-2050	73	A13)	2045	1464
6	P82	-2050	1076	40	PC5	491	-2050	74	A12	2045	1592
7	P83	-2050	943	41	PD5	618	-2050	(75	A11	2045	1721
8	P84	-2050	810	42	PD6	744	-2050	76	-A10	1720	2045
9	P85	-2050	677	43	PD7	871	-2050	/77 /7	A9	1591	2045
10	P86	-2050	544	44	D0	998	€2050	78	A8	1464	2045
11	P87	-2050	416	45	D1	1124	2050	79	A7 (1337	2045
12	P70	-2050	148	46	D2	125/1/	7-2050	[~] 80	A6	1197	2045
13	P71	-2050	15	47	D3	1377	<u> </u> -205ø	81	A5>	1058	2045
14	P72	-2050	-118	48	D4	1504	-2 050	82	A4	918	2045
15	PB0	-2050	-251	49	D5	△ (1630	-2050	83	A3	778	2045
16	PB1	-2050	-384	50	D6	1757	-2050	84	A2	639	2045
17	PB2	-2050	-517	51	D7	2045	-1750	85	AT	499	2045
18	PB3	-2050	-650	52	P10	2045	-1614	86	A9 <	359	2045
19	PB4	-2050	-783	53	P11	2045	-1478	87/	ŔD)	219	2045
20	PB5	-2050	-916	54	P12	2045	-1341	88	WR	80	2045
21	PB6	-2050	-1049	55	P13	2045/	_1205	89	PZ2	-59	2045
22	P54	-2050	-1182	56	P14	2045	-1,069	90	PZ3	-199	2045
23	P55	-2050	-1315	57	P15	2045	-933	_/91/	P56	-338	2045
24	AM0	-2050	-1448	58	P16	2045	-796	√ 92	P60	-478	2045
25	VCC	-2050	-1581/	59∠	P17	2045	-660	93	P61	-618	2045
26	X2	-1551	-2050	60	P27	2045	-524	94	P62	-757	2045
27	VSS	-1330	-2050	61	P26	2045	388	95	P63	-897	2045
28	X1	-1205	(-2050<	62	VSS	2045	-234	96	P64	-1037	2045
29	AM1	-1075	2050	63	NMI (2045	-80	97	P65	-1176	2045
30	RESET	-948	-2050	64	Aec (\	2045	240	98	P66	-1316	2045
31	XT1	-822	-2050	65	P25	2045	394	99	P67	-1456	2045
32	XT2	-520	-2050	66	P24	2045	530	100	VREFH	-1725	2045
33	EMU0	-394	-2050	67	P23	2045	666				
34	EMU1 />	-267	-2050	68	P22	2045	803				
	/ 1/										

2.3 Pin Names and Functions

The names of the input/output pins and their functions are described below.

Table 2.3.1 Pin Names and Functions (1/3)

Pin Name	Number of Pins	I/O	Functions
D0 to D7	8	I/O	Data (Lower): Bits 0 to 7 of data bus
P10 to P17	8	I/O	Port 1: I/O port that allows I/O to be selected at the bit level
			(when used to the external 8-bit bus)
D8 to D15		I/O	Data (Upper): bits 8 to15 of data bus
P20 to P27	8	Output	Port 2: Output port
A16 to A23		Output	Address: Bits 16 to 23 of address bus
A8 to A15	8	Output	Address: Bits 8 to 15 of address bus
A0 to A7	8	Output	Address: Bits 0 to 7 of address bus
RD	1	Output	Read: Strobe signal for reading external memory
		-	RD is outputted by setting PZ <rde> to "0" even when read internal</rde>
			memory.
WR	1	Output	Write: Strobe signal for writing data to pins D0 to D7
PZ2	1	I/O	Port Z2: I/O port (with pull-up resistor)
HWR		Output	High write: Strobe signal for writing data to pins D8 to D15
PZ3	1	I/O	Port Z3: (10 port (with pull-up resistor)
R/W		Output	Read/write: 1 represents read or dummy cycle; 0 represents write cycle.
P54	1	I/O	Port 54: I/O port (with pull-up resistor)
BUSRQ		Output	Bus-request: High-impedance-used to request bus release
P55	1	I/O	Port 55: I/O port (with pull-up resistor)
BUSAK		Output	Bus acknowledge: Signal used to acknowledge bus release
P56	1	1/0	Port 56: I/O port (with pull-up resistor)
WAIT		Input \	Wait: Pin used to request CPU bus wait ((1 + N) wait states)
P60	1	Output	Port 60: Output port
CS0		Output	Chip select 0: Outputs 0 when address is within specified address area.
P61	1	Output	Port 61: Output port
CS1		Output	Chip select 1: Outputs 0 when address is within specified address area
P62	1((/	Øutput	Port 62: Output port
CS2		Output	Chip select 2: Outputs 0 when address is within specified address area
CS2A //)	Output	Expand chip select 2A: Outputs 0 when address is within specified address
		J	area
P63	1	Output /	Port 63: Output port
CS3		Output	Chip select 3: Outputs 0 when address is within specified address area
P64	1	Output	Port 64: Output port
EA24		Output	Address 24: Expand address
CS2B	Y	Output	Expand chip select 2B: Outputs 0 when address is within specified address
		Al	area
P65 ()	1	Output	Port 65: Output port
EA25	\rightarrow $/$	Output	Address 25: Expand address
<u>CS2C</u>	((^/	Output	Expand chip select 2C: Outputs 0 when address is within specified address
	\\\\\		area
P66	(1)	Output	Port 66: Output port
CS2D \	Ì	Qutput	Expand chip select 2D: Outputs 0 when address is within specified address
			area
P67	1	Output	Port 67: Outpt port
CS2E		Output	Expand chip select 2E: Outputs 0 when address is within specified address
			area

Table 2.3.2 Pin Names and Functions (2/3)

Pin Name	Number of Pins	I/O	Functions
P70	1	I/O	Port 70: I/O port
SCK	1	1/0	Serial bus interface clock I/O data at SIO mode
OPTRX0		Input	Serial 0 receive data
P71	1	I/O	Port 71: I/O port
SO SO	'	Output	Serial bus interface send data at SIO mode
SDA		I/O	Serial bus interface send data at 3/0 mode
SDA		1/0	Open-drain output mode by programmable (with pull up)
OPTTX0		Output	Serial 0 send data
P72	1	I/O	Port 72: I/O port
SI	1	Input	Serial bus interface recive data at SIO mode
SCL		I/O	Serial bus interface clock I/O data at J ² C bus mode
SCL		1/0	Open-drain output mode by programmable (with pull up)
P80 to P87	8	Input	Port 80 to 87 port: Pin used to input ports
ANO to AN7	0	Input	Analog input 0 to 7: Pin used to input to AD conveter
ADTRG		Input	AD trigger: Signal used to request AD start (with used to P83)
PB0	1	I/O	Port B0: I/O port
TA0IN	1	Input	8-bit timer 0 input: Timer 0 input
PB1	1	I/O	
TA1OUT	'	Output	Port B1: I/O port 8-bit timer 1 output: Timer 0 output or timer 1 output
PB2	1	I/O	
	1	., -	Port B2: I/O port
TA3OUT	4	Output	8-bit timer 3 output: Timer 2 output or timer 3 output
PB3	1	I/O	Port B0: WO port
INT0		Input	Interrupt request pin0: Interrupt request pin with programmable rising
DD44-DD0		1/0	/falling edge
PB4 to PB6	3	I/O ((Port B4 to B6: I/O port
INT1 to INT3		Input	Interrupt request pin1 to 3: Interrupt request pin with programmable rising
D00	1	16	/falling edge
PC0	1	1/0(Port C0: I/O port
TXD0		Output	Serial 0 send data: Open-drain output pin by programmable
PC1	1 (1/0	Port C1: I/O port
RXD0	\leftarrow	/nput	Serial 0 receive data

Table 2.3.3 Pin Names and Functions (3/3)

PC2	Pin Name	Number of Pins	I/O	Functions
	PC2	1	I/O	Port C2: I/O port
PC3	SCLK0		I/O	Serial 0 clock
Duty	CTS0		Input	Serial data send enable 0 (Clear to send)
Depart D	PC3	1	I/O	Port C3: I/O port
PC4	TXD1		Output	Serial 1 send data
Input Serial 1 receive data				Open-drain output pin by programmable
PC5	PC4	1	I/O	Port C4: I/O port
SCLK1 CTS1 Input Serial clock I/O 1 Serial clock I/O 1 Serial 1 data send enable (Dear to send) XT1 1 Input Low-frequency oscillator connecting pin XT2 1 Output PD5 1 Output PD6 1 Output PD7 PD7 Output PD8 COUT Output PD8 COUT PD9 ALARM OUTPUT PD7 1 Output PD7 1 Output PD8 MLDALM OUTPUT PD8 MLDALM OUTPUT PD9 MLDALM OUTPUT Non-maskable interrupt request pin. Interrupt request pin with programmable falling edge level or with both edge levels programmable AM0 to AM1 2 Input PM0 EMU0 1 Output POP ni EMU1 1 Output POP ni RESET 1 Input Reset: Initializes-TMP91C824 (with pull-up resistor). REFH 1 Input Pin for reference voltage input to AD converter (H) POP or Supply pin. AVSS 1 GND pin for AD converter (OV) Serial clock I/O 1 Power supply pin (All VCC pins should be connecyed with the power Supply pins)	RXD1		Input	Serial 1 receive data
Input Serial 1 data send enable (Clear to send)	PC5	1	I/O	Port C5: I/O port
XT1	SCLK1		I/O	Serial clock I/O 1
XT2	CTS1		Input	Serial 1 data send enable (Clear to send)
PD5 SCOUT Output Output System clock output: Syst or is output PD6 1 Output ALARM MILDALM Output PD7 1 Output MLDALM Output NMI NMI 1 Input Non-maskable interrupt request pin. Interrupt request pin with programmable falling edge level or with both edge levels programmable AM0 to AM1 2 Input Output Operation mode: Fixed to AM1 = 0, AM0 = 1.16-bit external bus or 8-/16-bit dynamic sizing. Fixed to AM1 = 0, AM0 = 0.8-bit external bus fixed. EMU0 1 Output Open pin EMU1 1 Output Open pin RESET 1 Input Reset: Initializes TMP91C824 (with pull-up resistor). VREFH 1 Input Pin for reference voltage input to AD converter (H) VREFL 1 Input Pin for reference voltage input to AD converter (L) AVCC 1 Power supply pin for AD converter (0 V) X1/X2 Piligh-frequency oscillator connection pins DVCC Power supply pins (All VCC pins should be connecyed with the power Supply pin.)	XT1	1	Input	Low-frequency oscillator connecting pin
SCOUT Output PD6 1 Output ALARM MLDALM PD7 1 Output PD7 MLDALM NMI AM0 to AM1 EMU0 EMU0 1 Output PMU1 1 Output PMU1 EMU1 EMU1 EMU1 ACSET 1 Input PMEN	XT2	1	Output	Low-frequency oscillator connecting pin
PD6 ALARM ALARM MLDALM PD7 1 Output Output POr D7: Output port MLDALM NMI AM0 to AM1 EMU0 1 Output CMBU1 1 Output AM0 to AM1 EMU0 1 Output EMU0 1 Output EMU1 1 Input 1 Output EMU1 1 Input 1 Output EMU1 1 Input 1 Output EMU1 1 Output EMU1 1 Input 1 Output EMU1 1 Output EMU1 1 Input 1 Output CMBCSET 1 Input Reset: Initializes-IMP91C824 (with pull-up resistor). VREFH 1 Input VREFL VREFL 1 Input VREFL VR	PD5	1	Output	Port D5: Output port
ALARM MIDALM Output Output PD7 1 Output Mcdy/alarm output pin NMI 1 Input Non-maskable interrupt request pin. Interrupt request pin with programmable falling edge level or with both edge levels programmable AM0 to AM1 2 Input Operation mode: Fixed to AM1 = 0, AM0 = 1.16-bit external bus or 8-/16-bit dynamic sizing. Fixed to AM1 = 0, AM0 = 0.8-bit external bus fixed. EMU0 1 Output Open pin EMU1 1 Output Open pin RESET 1 Input Reset: Initializes-TMP91C824 (with pull-up resistor). VREFH 1 Input Pin for reference voltage input to AD converter (H) VREFL 1 Input Pin for reference voltage input to AD converter (L) AVCC 1 Power supply pin for AD converter AVSS 1 GND pin for AD converter (0 V) X1/X2 Power supply pins (All VCC pins should be connecyed with the power supply pins)	SCOUT		Output	System clock output tsys or to output
MLDALM PD7 1 Output Melody/alarm output port Melody/alarm output pin NMI 1 Input Non-maskable interrupt request pin. Interrupt request pin with programmable falling edge level or with both edge levels programmable AM0 to AM1 2 Input Operation mode: Fixed to AM1 = 0, AM0 = 1.16-bit external bus or 8-/16-bit dynamic sizing. Fixed to AM1 = 0, AM0 = 0.8-bit external bus fixed. EMU0 1 Output Open pin EMU1 1 Output Open pin RESET 1 Input Reset: Initializes-TMP91C824 (with pull-up resistor). VREFH 1 Input Pin for reference voltage input to AD converter (H) VREFL 1 Input Pin for reference voltage input to AD converter (L) AVCC 1 Power supply pin for AD converter AVSS 1 GND pin for AD converter (0 V) X1/X2 Power supply pins (All VCC pins should be connecyed with the power supply pins)	PD6	1	Output	Port D6: Output port
PD7 MLDALM Output Melody/alarm output port Melody/alarm output pin Non-maskable interrupt request pin. Interrupt request pin with programmable falling edge level or with both edge levels programmable AM0 to AM1 2 Input Operation mode: Fixed to AM1 = 0, AM0 = 1.16-bit external bus or 8-/16-bit dynamic sizing. Fixed to AM1 = 0, AM0 = 0.8-bit external bus fixed. EMU0 1 Output Open pin EMU1 1 Output Open pin RESET 1 Input Reset: Initializes TMP91C824 (with pull-up resistor). VREFH 1 Input Pin for reference voltage input to AD converter (H) VREFL 1 Input Pin for reference voltage input to AD converter (L) AVCC 1 Power supply pin for AD converter AVSS 1 GND pin for AD converter (0 V) X1/X2 Power supply pins (All VCC pins should be connecyed with the power Supply pin.)	ALARM		Output	RTC alarm output pin
MLDALM Output Melody/alarm output pin Input Non-maskable interrupt request pin. Interrupt request pin with programmable falling edge level or with both edge levels programmable falling edge level or with both edge levels programmable operation mode: Fixed to AM1 = 0, AM0 = 1 16-bit external bus or 8-/16-bit dynamic sizing. Fixed to AM1 = 0, AM0 = 0 8-bit external bus fixed. EMU0 1 Output Open pin EMU1 1 Output Open pin RESET 1 Input Reset: Initializes TMP91C824 (with pull-up resistor). VREFH 1 Input Pin for reference voltage input to AD converter (H) VREFL 1 Input Pin for reference voltage input to AD converter (L) AVCC 1 Power supply pin for AD converter AVSS 1 GND pin for AD converter (0 V) X1/X2 Power supply pins (All VCC pins should be connecyed with the power Supply pin.)	MLDALM		Output	
NMI	PD7	1	Output	Port D7: Output port
AM0 to AM1 2 Input Operation mode: Fixed to AM1 = 0, AM0 = 1.16-bit external bus or 8-/16-bit dynamic sizing. Fixed to AM1 = 0, AM0 = 0.8-bit external bus fixed. EMU0 1 Output Open pin EMU1 1 Output Open pin RESET 1 Input Reset: Initializes TMP91C824 (with pull-up resistor). VREFH 1 Input Pin for reference voltage input to AD converter (H) VREFL 1 Input Pin for reference voltage input to AD converter (L) AVCC 1 Power supply pin for AD converter AVSS 1 GND pin for AD converter (0 V) X1/X2 Power supply pins (All VCC pins should be connecyed with the power Supply pin.)	MLDALM		Output	Melody/alarm output pin
AM0 to AM1 2 Input Operation mode: Fixed to AM1 = 0, AM0 = 1 16-bit external bus or 8-/16-bit dynamic sizing. Fixed to AM1 = 0, AM0 = 0 8-bit external bus fixed. EMU0 1 Output Open pin EMU1 1 Output Open pin RESET 1 Input Reset: Initializes TMP91C824 (with pull-up resistor). VREFH 1 Input Pin for reference voltage input to AD converter (H) VREFL 1 Input Pin for reference voltage input to AD converter (L) AVCC 1 Power supply pin for AD converter AVSS 1 GND pin for AD converter (0 V) X1/X2 Power supply pins (All VCC pins should be connecyed with the power Supply pin.)	NMI	1	Input	Non-maskable interrupt request pin. Interrupt request pin with
Fixed to AM1 = 0, AM0 = 1 16-bit external bus or 8-/16-bit dynamic sizing. Fixed to AM1 = 0, AM0 = 0 8-bit external bus fixed. Description EMU0 1 Output Open pin RESET 1 Input Reset: Initializes TMP91C824 (with pull-up resistor). VREFH 1 Input Pin for reference voltage input to AD converter (H) VREFL 1 Input Pin for reference voltage input to AD converter (L) AVCC 1 Power supply pin for AD converter AVSS 1 GND pin for AD converter (0 V) X1/X2 Power supply pins (All VCC pins should be connecyed with the power Supply pin.)				programmable falling edge level or with both edge levels programmable
Fixed to AM1 = 0, AM0 = 0 8-bit external bus fixed. EMU0 1 Output Open pin EMU1 1 Output Open pin RESET 1 Input Reset: Initializes TMP91C824 (with pull-up resistor). VREFH 1 Input Pin for reference voltage input to AD converter (H) VREFL 1 Input Pin for reference voltage input to AD converter (L) AVCC 1 Power supply pin for AD converter AVSS 1 GND pin for AD converter (0 V) X1/X2 Power supply pins (All VCC pins should be connecyed with the power Supply pin.)	AM0 to AM1	2	Input	Operation mode:
EMU0 1 Output Open pin EMU1 1 Output Open pin RESET 1 Input Reset: Initializes TMP91C824 (with pull-up resistor). VREFH 1 Input Pin for reference voltage input to AD converter (H) VREFL 1 Input Pin for reference voltage input to AD converter (L) AVCC 1 Power supply pin for AD converter AVSS 1 GND pin for AD converter (0 V) X1/X2 Power supply pins (All VCC pins should be connecyed with the power Supply pin.)				Fixed to AM1 = 0, AM0 = 1 16-bit external bus or 8-/16-bit dynamic sizing.
EMU1 1 Output Open pin RESET 1 Input Reset: Initializes TMP91C824 (with pull-up resistor). VREFH 1 Input Pin for reference voltage input to AD converter (H) VREFL 1 Input Pin for reference voltage input to AD converter (L) AVCC 1 Power supply pin for AD converter AVSS 1 GND pin for AD converter (0 V) X1/X2 DVCC 2 Power supply pins (All VCC pins should be connecyed with the power Supply pin.)			((Fixed to AM1 = 0, AM0 = 0.8-bit external bus fixed.
RESET 1 Input Reset: Initializes TMP91C824 (with pull-up resistor). VREFH 1 Input Pin for reference voltage input to AD converter (H) VREFL 1 Input Pin for reference voltage input to AD converter (L) AVCC 1 Power supply pin for AD converter AVSS 1 GND pin for AD converter (0 V) X1/X2 VIANA 2 Power supply pins (All VCC pins should be connecyed with the power supply pin.)	EMU0	1	Output	Open pin
VREFH 1 Input Pin for reference voltage input to AD converter (H) VREFL 1 Input Pin for reference voltage input to AD converter (L) AVCC 1 Power supply pin for AD converter AVSS 1 GND pin for AD converter (0 V) X1/X2 Power supply pins (All VCC pins should be connecyed with the power Supply pin.)	EMU1	1	Output	Open pin
VREFL 1	RESET	1	Input	Reset: Initializes TMP91C824 (with pull-up resistor).
AVCC AVSS 1 GND pin for AD converter GND pin for AD converter (0 V) X1/X2 Power supply pin s (All VCC pins should be connecyed with the power Supply pin.)	VREFH	1 _	Input	Pin for reference voltage input to AD converter (H)
AVSS 1 GND pin for AD converter (0 V) X1/X2 Power supply pins (All VCC pins should be connecyed with the power supply pin.)	VREFL	1/(Input	Pin for reference voltage input to AD converter (L)
AVSS 1 GND pin for AD converter (0 V) X1/X2 Power supply pins (All VCC pins should be connecyed with the power supply pin.)	AVCC	$\searrow_1 \bigvee$	())	
X1/X2 High-frequency oscillator connection pins DVCC 2 Power supply pins (All VCC pins should be connecyed with the power Supply pin.))} \		
DVCC 2 Power supply pins (All VCC pins should be connecyed with the power Supply pin.)	//	//2	7	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Supply pin.)		/ /		*
			(-	
DVSS . I Z I NGNU DIDS (U V) (All DIDS SHUOID DE CONNECTED WITH GIVE) (U V).)	DVSS	2		GND pins (0 V) (All pins shuold be connected with GND (0 V).)

3. Operation

This following describes block by block the functions and operation of the TMP91C824. Notes and restrictions for eatch book are outlined in 6 "Precautions and Restrictions" at the end of this manual.

3.1 CPU

The TMP91C824 incorporates a high-performance 16-bit CPU (the 900/L1/CPU). For CPU operation, see the TLCS-900/L1 CPU.

The following describe the unique function of the CPU used in the TMP91C824; these functions are not covered in the TLCS-900/L1 CPU section.

3.1.1 Reset

When resetting the TMP91C824 microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then set the $\overline{\text{RESET}}$ input to low level at least for 10 system clocks (10 μ s at 33 MHz). Thus, when turn on the switch, be set to the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the $\overline{\text{RESET}}$ input to low level at least for 10 system clocks.

Clock gear is initialized 1/16 mode by reset operation. It means that the system clock mode fsys is set to fc/32 (= $fc/16 \times 1/2$).

When the reset is accept, the CPU:

• Sets as follows the program counter (PC) in accordance with the reset vector stored at address FFFF00H to FFFF02H:

PC<0:7> (

Value at FFFF00H address

PC<15:8>

Value at FFFF01H address

PC<23:16×

← Value at FFFF02H address

- Sets the stack pointer (XSP) to 100H.
- Sets bits IFF2:0> of the status register (SR) to 111. (Sets the interrupt level mask register to level 7.)
- Sets the <MAX> bit of the status register (SR) to 1 (MAX mode).

(Note: As this product does not support MIN mode, do not write a 0 to the <MAX>)

• Clears bits <RFP2:0> of the status register (SR) to 000. (Sets the register bank to 0.)

When reset is released, the CPU starts executing instructions in accordance with the program counter settings. CPU internal registers not mentioned above do not change when the reset is released.

When the reset is accepted, the CPU sets internal I/O, ports, and other pins as follows.

- Initializes the internal I/O registers.
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.

Note: The CPU internal register (except to PC, SR, XSP) and internal RAM data do not change by resetting.

Figure 3.1.1 is a reset timing chart of the TMP91C824.




Figure 3.1.1 TMP91C824 Reset Timing Chart

3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP91C824.




Figure 3.2.1 Memory Map


Note: Address 000FE0H to 00FFFH is assigned for the TOSHIBA reserve area, user can't use.

3.3 Triple Clock Function and Standby Function

TMP91C824 contains (1) clock gear, (2) clock doubler (DFM), (3) standby controller and (4) noise-reduction circuit. It is used for low-power and low-noise systems.



The clock operating modes are as follows: (a) Single clock mode (X1, X2 pins only), (b) Dual clock mode (X1, X2, XT1 and XT2 pins) and (c) Triple clock mode (The X1, X2, XT1 and XT2 pins and DFM).



Note 1: It's prohiibited to control DFM in SLOW mode when shifting from SLOW mode to NORMAL mode with use of DFM. (DFM start up/stop/change write to DFMCR0<ACT1:0> register)

Triple clock mode trasision Figure

Note 2: If you shift from NORMAL mode with use of DFM to NORMAL mode, the instructions should be separated into two procedures as below. Change CPU clock → Stop DFM circuit.

Note 3: It's prohibited to shift from NORMAL mode with use of DFM to STOP mode directly. You should set NORMAL mode once, and then shift to STOP mode. (You should stop high-frequency oscillator after you stop DFM.)

Figure 3.3.1 System Clock Block Diagram

Note: The clock frequency input from the X1 and X2 pins is called f_{OSCH} and the clock frequency input from the XT1 and XT2 pins is called fs. The clock frequency selected by SYSCR1<SYSCK> is called the system clock f_{FPH} . The system clock f_{SYS} is defined as the divided clock of f_{FPH} , and one cycle of f_{SYS} is called one state.

3.3.1 Block Diagram of System Clock




Figure 3.3.2 Block Diagram of System Clock

3.3.2 SFR

		7	6	5	4	3	2	1	0
SYSCR0	Bit symbol	XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0
(00E0H)	Read/Write				R/	W			
	After reset	1	1	1	0	0	0	0	0
	Function	High-	Low-	High-	Low-	Selects clock	Warm-up timer	Select prescale	er clock
		frequency	frequency	frequency	frequency	after release	0: Write	00: fFPH (Note	2)
		oscillator (fc)	oscillator (fs)	oscillator (fc)	oscillator (fs)	of STOP	Don't care	01: Reserved	
		0: Stop	0: Stop	after release	after release	mode	1: Write	10: fc/16	
		1: Oscillation	1: Oscillation	of STOP	of STOP	0: fc	start timer	11: Reserved	
			(Note 1)	mode	mode	1: fs	0: Read end warm up		
				0: Stop	0: Stop	((1: Read		
				1: Oscillation	1: Oscillation		do not end		
							warm up		
		7	6	5	4		2	<u> </u>	\searrow 0
SYSCR1	Bit symbol					SYSCK	GEAR2	GEAR1	GEAR0
(00E1H)	Read/Write				7	7/^ `	R/	W	>
	After reset					<u></u>	√ √ √ √ √ √ √ √ √ √ √ √ √ √ √ √ √ √ √	0/0) 0
	Function					Select	Select gear v	alue of high fr	equency (fc)
					7()	system	000: fc		
				,	1	clock	001; fc/2	7	
						0: fc	010: fe/4	//	
						1: fs /	011: fc/8		
							100: fc/16		
							101: (Reserv	•	
					~ /		110: (Reserv	,	
			/				111: (Reserv		
		7	6 (5	4	3	/ 2	1	0
SYSCR2	Bit symbol		SCOSEL	WUPTM1	WUPTM0	HALTM1/	HALTM0	SELDRV	DRVE
(00E2H)	Read/Write		R/W-/	R/W	R/W 🔨	R/W	R/W	R/W	R/W
	After reset		0)) 1	2	1	1	0	0
	Function	/	0: fs	Warm-up tim	~ / /	HALT mode		<drve></drve>	Pin state
		(1: fsys	00: Reserved	7 1	00: Reserved		mode	control in
			$\mathcal{L}(\mathcal{L}(\mathcal{L}))$	01: 28 inputte	d frequency	01: STOP mo		select	STOP/IDLE1
		//) [10: 2 ¹⁴		10: IDLE1 m		0: STOP	mode
	<			11:216	(\bigcirc)	11: IDLE2 m	ode	1: IDLE1	0: I/O off
		\	~						1: Remains
									the state
					_				before
									halt

Note 1: By reset, low-frequency oscillator is enable.

Note 2:\n case of using built-in SBI circuit, it must set SYSCR0<PRCK1:0> to 00.

Figure 3.3.3 SFR for System Clock

			7	6	5	4	3	2	1	0
DFMCR0	Bit symbol		ACT1	ACT0	DLUPFG	DLUPTM				
(00E8H)	Read/Write		R/W	R/W	R	R/W		f		
	After reset		0	0	0	0		J		
	Function		DFM LUF	select f _{FPH}	Lockup	Lockup time				
		00	STOP STO	P fosch		0: 2 ¹² /f _{OSCH}) >	
		01	RUN RUN	I fosch		1: 2 ¹⁰ /f _{OSCH}				
			RUN STC	DI W	1: LUP not		\wedge			
		11	RUN STC	P fosch	end			(*< //		
DFMCR1	Bit symbol		D7	D6	D5	D4	D3	D2	D1	D0
(00E9H)	Read/Write		R/W	R/W	R/W	R/W	R/W (R/W	R/W	R/W
	After reset		0	0	0	1	0	\bigcirc	1	1
	Function		DFM revisión							/
						4 to 8.25 MHz				\rightarrow
				l	nput frequency	y 2 to 2.5 MHz	$+at 2.0 V \pm 10$	%): write "1BH	"()	

Figure 3.3.4 SFR for DFM

Limitation point on the use of DFM

- 1. It's prohibited to execute DFM enable/disable control in the SLOW mode (fs). (Write to DFMCR0<ACT1:0> = "10").

 You should control DFM in the NORMAL mode.
- 2. If you stop DFM operation during using DFM (DFMCR0<ACT1:0> = "10"), you shouldn't execute that change the clock fDFM to fOSCH and stop the DFM at the same time. Therefore the above execution should be separated into two procedures as showing below.

LD (DFMCRO), COH ; C


Change the clock fDFM to fOSCH

LD (DFMCR0), 00H

; DFM stop

3. If you stop high-frequency oscillator during using DFM (DFMCR0<ACT1:0> = "10"), you should stop DFM before you stop high-frequency oscillator.


Please refer to 3.3.5 "Clock Doubler (DFM)" for the details.



		7	6	5	4	3	2	1	0
EMCCR0	Bit symbol	PROTECT	_	_	_	_	EXTIN	DRVOSCH	DRVOSCL
(00E3H)	Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	After reset	0	0	1	0	0	0(1	1
	Function	Protect flag	Always	Always	Always	Always	1: External	fc oscillator	fs oscillator
		0: OFF	write 0	write 1	write 0	write 0	clock	driver ability	driver ability
		1: ON						1: Normal	1: Normal
								0: Weak	0: Weak
EMCCR1	Bit symbol					\wedge	((///	\	
(00E4H)	Read/Write						$\langle \langle \langle \rangle \rangle$	/	
	After reset		Curitob	ing the protect	ON/OFF by	urita ta fallavii	and MEV on	d VEV	
	Function			KEY: EMCCR	•	1 1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
EMCCR2	Bit symbol			KEY: EMCCR	•		<u> </u>		
(00E5H)	Read/Write		ZIIU	TKL I. LIVIOON	1 – A311, LIVI	SOITZ = SAIT II	1 30000331011 (
	After reset					(1)	\checkmark	· 4/	\rightarrow
	Function							12//	
EMCCR3	Bit symbol		ENFROM	ENDROM	ENPROM	}}	FFLAG	DFLAG	PFLAG
(00E6H)	Read/Write		R/W	R/W	R/W	<i>}</i>	R/W _	R/W) R/W
	After reset		0	0	0	//	0	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0
	Function		CS1A area	CS2B-2G	CS2A area	\supset	CS1A write	CS2B-2G write	CS2A write
			detect control	area detect	detect control		operation flag	operation flag	operation flag
			0: Disable	control	0: Disable		When reading	/	
			1: Enable	0: Disable	1: Enable		0: Not written 1: Written		
				1: Enable	\rightarrow	\	When writing		
				$\mathcal{A}($			0: Clear flag		

Note1: In case restarting the oscillator in the stop oscillation state (e.g. Restart the oscillator in STOP mode), set EMCCR0<DRVOSCH>, <DRVOSCL>="1".

Note2: In case of Vcc = $2 \text{ V} \pm 10\%$ use, fixed to EMCCR0<DRVOSCH> = 1.



3.3.3 System Clock Controller

The system clock controller generates the system clock signal (fsys) for the CPU core and internal I/O. It contains two oscillation circuits and a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<SYSCK> changes the system clock to either fc or fs, SYSCR0<XEN> and SYSCR0<XTEN> control enabling and disabling of each oscillator, and SYSCR1<GEAR0:2> sets the high-frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The combination of settings $\langle XEN \rangle = 1$, $\langle XTEN \rangle = 0$, $\langle SYSCK \rangle \neq 0$ and $\langle GEAR0:2 \rangle = 100$ will cause the system clock (fsys) to be set to fc/32 (fc/16 × 1/2) after a reset.

For example, fsys is set to 1.03 MHz when the 33-MHz oscillator is connected to the X1 and X2 pins.

(1) Switching from NORMAL mode to SLOW mode

When the resonator is connected to the X1 and X2 pins, or to the XT1 and XT2 pins, the warm-up timer can be used to change the operation frequency after stable oscillation has been attained.

The warm-up time can be selected using SYSCR2<WUPTM0:1>.

This warm-up timer can be programmed to start and stop as shown in the following examples 1 and 2.

Table 3.3.1 shows the warm up time.

Note 1: When using an oscillator (other than a resonator) with stable oscillation, a warm-up timer is not needed.

Note 2: The warm-up timer is operated by an oscillation clock. Hence, there may be some variation in warm-up time.


Table 3.3.1 Warm-up Times

		() / / / / / / / / / / / / / / / / / /	
	Warm-up Time SYSCR2 <wuptm1:0></wuptm1:0>	Change to NORMAL Mode	Change to SLOW Mode
	01 (28/frequency)	8 (μīs)	7.8 (ms)
	10 (2 ¹⁴ /frequency)	0.496 (ms)	500 (ms)
I	11 (2 ¹⁶ /freguency)	1.986 (ms)	2000 (ms)

at $f_{OSCH} = 33 \text{ MHz}$, $f_{S} = 32.768 \text{ kHz}$


Example 1: Setting the clock

Changing from high frequency (fc) to low frequency (fs).



Example 2: Setting the clock

Changing from low frequency (fs) to high frequency (fc).



TOSHIBA

TMP91C824

(2) Clock gear controller

When the high-frequency clock fc is selected by setting SYSCR1<SYSCK> = 0, fppH is set according to the contents of the clock gear select register SYSCR1<GEAR0:2> to either fc, fc/2, fc/4, fc/8 or fc/16. Using the clock gear to select a lower value of fppH reduces power consumption.

Example 3:

Changing to a high-frequency gear

SYSCR1 EQU 00E1H LD (SYSC

(SYSCR1),XXXX0000B ; CI

000B ; Changes fsys to fc

X: Don't care

(High-speed clock gear changing)

To change the clock gear, write the register value to the SYSCR1<GEAR2:0> register. It is necessary the warm-up time until changing after writing the register value.

There is the possibility that the instruction next to the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (Instruction to execute the write cycle).

Example:

SYSCR1

EQU 00E1H LD (SYSCR1),XXXX0001B

; Changes f_{SYS} to fc/4.

LD (DUMMY), 00H

Dummy instruction

Instruction to be executed after clock gear has changed

(3) Internal clock terminal out function

It can out internal clock (fsys or fs) from PD5/SCOUT.

PD5 pin function is set to SCOUT output by the following bit setting.

PDFC < PD5F > = 1

Output clock select

: Refer to SYSCR2<SCOSEL> bit setting

	1 ()	1.7					
/	HALT Mode	NORMAL		HALT Mode			
	SCOUT Select	SLOW	IDLE2	IDLE1	STOP		
	<scosel> = 0</scosel>		fs clock out				
	<scosel> = 1</scosel>	fsys cl	ock out	0 or 1 fix out			

3.3.4 Prescaler Clock Controller

For the internal I/O (TMRA01 to TMRA23, SIO0 to SIO1) there is a prescaler which can divide the clock.

The $\phi T0$ clock input to the prescaler is either the clock fFPH divided by 4 or the clock fc/16 divided by 4. The setting of the SYSCR0<PRCK0:1> register determines which clock signal is input.


3.3.5 Clock Doubler (DFM)

DFM outputs the fDFM clock signal, which is four times as fast as fOSCH. It can use the low-frequency oscillator, even though the internal clock is high frequency.


A reset initializes DFM to stop status, setting to DFMCR0 register is needed before use.

Like an oscillator, this circuit requires time to stabilize. This is called the lockup time.

The following example shows how DFM is used.







Note: Input frequency limitation and correction for DFM

Recommend to use input frequency (High-speed oscillation) for DFM in the following condition.

fosch = 4 to 8.25 MHz (Vcc = 2.7 V to 3.6 V): Write 0BH to DFMCR1

 f_{OSCH} = 2 to 2.5 MHz (Vcc = 2.0 V \pm 10%): Write 1BH to DFMCR1

Limitation point on the use of DFM

1. it's prohibited to execute DFM enable/disable control in the SLOW mode (fs). You should control DFM in the NORMAL mode.

2. If you stop DFM operation during using DFM (DFMCR0<ACT1:0> = "10"), you shouldn't execute the commands that change the clock fDFM to fOSCH and stop the DFM at the same time. Therefore the above execution should be separated into two procedures as showing below.

```
LD (DFMCR0), C0H ; Change the clock fDFM to fosch
LD (DFMCR0), 00H ; DFM stop
```

- 3. If you stop high-frequency oscillator during using DFM (DFMCR0<ACT1:0> = "10"), you should stop DFM before you stop high-frequency oscillator.
- 4. More than 1 ms of interval time is required from stop of DFM to the next start up of DFM.

Examples of settings are below.

(1) Start up control

(OK) Low-frequency oscillator operation mode (fs) (High-frequency oscillator STOP)

 \rightarrow High-frequency oscillator start up \rightarrow High-frequency oscillator operation mode (fosch) \rightarrow DFM start up \rightarrow DFM use mode (fDFM)

```
ΙD
                       (SYSCR0), 11--1--B
                                                      High-frequency oscillator start up/warm-up start
WUP:
              BIT
                       2, (SYSCR0)
                                                       Check for the flag of warm-up end
              JR
                       NZ, WUP
             ΙD
                       (SYSCR1),
                                                      Change the system clock fs to fosch
                       (DFMCRO),
              ΙD
                                   01-0-
                                                      DFM start up/lockup start
LUP:
                       5, (DFMCR0)
              BIT
                                                       Check for the flag of lockup end
                       NZ, LUP
              JR
             LD
                       (DFMCR0), 10-0----B
                                                      Change the system clock fosch to form
```

(OK) Low-frequency oscillator operation mode (fs) (High-frequency oscillator operate)

 \rightarrow High-frequency oscillator operation mode (fosch) \rightarrow DFM start up \rightarrow DFM use mode (fdfm)

```
LD (SYSCR1), ——B ; Change the system clock fs to fosch

LD (DFMCR0), 01-0---B ; DFM start up/lockup start

BIT 5, (DFMCR0) ; Check for the flag of lockup end

LD (DFMCR0), 10-0----B ; Change the system clock fosch to form
```

(Error) Low-frequency oscillator operation mode (fs) (High-frequency oscillator STOP)

 \rightarrow High-frequency oscillator start up \rightarrow DFM start up \rightarrow DFM use mode (fDFM)

```
LD)
                       (SYSCR0), 11---1--B
                                                       High-frequency oscillator start up/warm-up start
WUP:
             BIT
                       2, (SYSCR0)
                                                       Check for the flag of warm-up end
                       NZ, WUP
              JR
              LD
                       (DFMCR0), 01-0----B
                                                       DFM start up/lockup start
LUP:
              BIT
                       5, (DFMCR0)
                                                       Check for the flag of lockup end
              JR
                       NZ, LUP
                                                       Change the clock fosch to form
             LD
                       (DFMCR0), 10-0----B
             ΙD
                       (SYSCR1), ----0---B
                                                       Change the internal clock fs to fDFM
```

(2) Change/stop control

(OK) DFM use mode (f_{DFM}) \rightarrow High-frequency oscillator operation mode (f_{OSCH}) \rightarrow DFM stop \rightarrow Low-frequency oscillator operation mode (f_{OSCH}) \rightarrow High-frequency oscillator stop

LD (DFMCR0), 11-----B ; Change the system clock fDFM to fOSCH

LD (DFMCR0), 00-----B ; DFM stop

LD (SYSCR1), ----1---B ; Change the system clock fosch to fs

LD (SYSCR0), 0-----B ; High-frequency oscillator stop

(Error) DFM use mode (fDFM) \rightarrow Low-frequency oscillator operation mode (fs) \rightarrow DFM stop \rightarrow High-frequency oscillator stop

LD (SYSCR1), ----1 ; Change the system clock f_{DFM} to fs

LD (DFMCR0), 11-----B ; Change the internal clock (fc) f_{DFM} to f_{OSCH}

LD (DFMCR0), 00-----B ; DFM stop

LD (SYSCR0), 0------B ; High-frequency oscillator stop

(OK) DFM use mode (f_{DFM}) → Set the STOP mode → High-frequency oscillator operation mode (f_{OSCH}) → DFM stop → HALT (High-frequency oscillator stop)

LD (SYSCR2), ----01--B ; Set the STOP mode

(This command can execute before use of DFM)

LD (DFMCR0), 11----B ; Change the system clock f DFM to fosch

LD (DFMCR0), 00 --- B ; DFM stop HALT : Shift to STOP

HALT ; Shiff to STOP mode

(Error) DFM use mode (fDFM) → Set the STOP mode → HALT (High-frequency oscillator stop)

LD (SYSCR2), ---01--B ; Set the STOP mode

(This command can execute before use of DFM)

HALT Shift to STOP mode

3.3.6 Noise Reduction Circuits

Noise reduction circuits are built in, allowing implementation of the following features.


- (1) Reduced drivability for high-frequency oscillator
- (2) Reduced drivability for low-frequency oscillator
- (3) Single drive for high-frequency oscillator
- (4) SFR protection of register contents
- (5) ROM protection of register contents

(1) Reduced drivability for high-frequency oscillator

(Purpose)


Reduces noise and power for oscillator when a resonator is used.

(Block diagram)



The drivability of the oscillator is reduced by writing 0 to EMCCR0<DRVOSCH> register. By reset, <DRVOSCH> is initialized to 1 and the oscillator starts oscillation by normal-drivability when the power supply is on.

Don't set <DRVOSCH> to 0 at Vcc = 2 V ± 10%.



(2) Reduced drivability for low-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.

(Block diagram)

C1

Resonator

Enable oscillation

EMCCR0<DRVOSCL

Offs


(Setting method)

The drivability of the oscillator is reduced by writing 0 to the EMCCR0 <DRVOSCL> register. By reset, <DRVOSCL> is initialized to 1.

(3) Single drive for high-frequency oscillator

(Purpose)

Not need twin-drive and protect mistake operation by inputted noise to X2 pin when the external-oscillator is used.



(Setting method)

The oscillator is disabled and starts operation as buffer by writing 1 to EMCCR0<EXTIN register. X2 pin is always outputted 1.

By reset, <EXTIN> is initialized to 0.

Note: Do not write EMCCR0<EXTIN> = "1" when using external resonator.

(4) Runaway provision with SFR protection register

(Purpose)

Provision in runaway of program by noise mixing.

Write operation to specified SFR is prohibited so that provision program in runaway prevents that it is it in the state which is fetch impossibility by stopping of clock, memory control register (CS/WAIT controller, MMU) is changed.

And error handling in runaway becomes easy by INTPO interruption.

Specified SFR list

- CS/WAIT controller B0CS, B1CS, B2CS, B3CS, BEXCS, MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, MAMR3
- 2. MMU LOCAL0/1/2/3
- 3. Clock gear (only EMCCR1, EMCCR2 can be written to) SYSCR0, SYSCR1, SYSCR2, EMCCR0, EMCCR3
- 4. DFM DFMCR0, DFMCR1

(Operation explanation)

Execute and release of protection (write operation to specified SFR) become possible by setting up a double key to EMCCR1 and EMCCR2 register.

(Double key)

1st-KEY: Succession writes in 5AH at EMCCR1 and A5H at EMCCR2 2nd-KEY: Succession writes in A5H at EMCCR1 and 5AH at EMCCR2

A state of protection can be confirmed by reading EMCCR0<PROTECT>.

By reset, protection becomes OFF.

And INTPO interruption occurs when write operation to specified SFR was executed with protection ON state.



(5) Runaway provision with ROM protection register

(Purpose)

Provision in runaway of program by noise mixing.

(Operation explanation)

When write operation was executed for external three kinds of ROM by runaway of program, INTP1 is occurred and detects runaway function.

Three kinds of ROM is fixed as for flash ROM (Option program ROM), data ROM, program ROM are as follows on the logical address memory map.

1. Flash ROM: Address 400000H to 7FFFFFH

2. Data ROM: Address 800000H to BFFFFFH

3. Program ROM: Address C00000H to FFFFFFH

For these address, admission/prohibition of detection of write operation sets it up with EMCCR3<ENFROM, ENDROM, ENPROM>. And INTP1 interruption occurred within which ROM can confirm each with EMCCR3<FFLAG, DFLAG. PFLAG>. This flag is cleared when write in 0.

3.3.7 Standby Controller

(1) HALT modes

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP mode, depending on the contents of the SYSCR2<HALTM1:0> register.

The subsequent actions performed in each mode are as follows:

a. IDLE2: Only the CPU halts.

The internal I/O is available to select operation during IDLE2 mode. By setting the following register.

Table 3.3.2 shows the registers of setting operation during IDLE2 mode.

Table 3.3.2 SFR Seting Operation during IDLE2 Mode

Internal I/O	SFR
TMRA01	TA01RUN<12TA01>
TMRA23	TA23RUN <j2ta23></j2ta23>
SIO0	SC0MOD1<(2S0>)
SIO1	SC1MOD1<12S1>
AD converter	ADMOD1<12AD>
WDT	WDMOD <i2wdt></i2wdt>
SBI	SBI0BR0 <i2sbi0></i2sbi0>

- b. IDLE1: Only the oscillator and the RTC (Real time clock) and MLD continue to operate.
- c. STOP: All internal circuits stop operating.

The operation of each of the different HALT modes is described in Table 3.3.3.

Table 3.3.3 I/O Operation during HALT Modes

		3			
	HALT Mode	IDLE2	IDLE1	STOP	
SY	SCR2 <haltm1:0></haltm1:0>	11	10	01	
	CPU	Stop			
	I/O ports	Keep the state when the HALT instruction was executed.	See Table 3.3.6, Table 3.3.7		
Block	TMRA SIO, SBI AD converter	Available to select operation block	Stop		
	RTC, MLD		Possible to operate		

(2) How to release the HALT mode

These halt states can be released by resetting or requesting an interrupt. The HALT release sources are determined by the combination between the states of interrupt mask register <IFF2:0> and the HALT modes. The details for releasing the halt status are shown in Table 3.3.4.

Released by requesting an interrupt

The operating released from the HALT mode depends on the interrupt enabled status. When the interrupt request level set before executing the HALT instruction exceeds the value of interrupt mask register, the interrupt due to the source is processed after releasing the HALT mode, and CPU status executing an instruction that follows the HALT instruction. When the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the HALT mode is not executed. (In non-maskable interrupts, interrupt processing is processed after releasing the HALT mode regardless of the value of the mask register.) However only for INTO to INTO and INTRTC and INTALM interrupts, even if the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the the HALT mode is executed. In this case, interrupt processing, and CPU starts executing the instruction next to the HALT instruction, but the interrupt request flag is held at 1.

Note: Usually, interrupts can release all halts status. However, the interrupts (NMI, INTO to INT3, INTRTC, INTALM0 to INTALM4) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of f_{FPH}) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficulty. The priority of this interrupt is compared with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

Releasing by resetting

Releasing all halt status is executed by resetting.

When the STOP mode is released by reset, it is necessry enough resetting time (See Table 3.3.5) to set the operation of the oscillator to be stable.

When releasing the HALT mode by resetting, the internal RAM data keeps the state before the HALT instruction is executed. However the other settings contents are initialized (Releasing due to interrupts keeps the state before the HALT instruction is executed.)

_			or rian otate oreara						
	Sta	atus of Received Interrupt		Interrupt Enabled (Interrupt level) ≥ (Interrupt mask)			Interrupt Disabled (Interrupt level) < (Interrupt mask)		
		HALT Mode	IDLE2	IDLE1	STOP	IDLE2	IDLE1	STOP	
e G		NMI	•	•	*1 ◆	- >	-	-	
Clearance		INTWDT	•	×	×	-(S -	_ *1	
lea		INT0 to INT3 (Note 1)	•	•	* 1	0	~ 0	0*1	
e O	Interrupt	INTALM0 to INTALM4	•	•	×		0	×	
State	terri	INTTA0 to INTTA3	•	×	× _	((/*/ \	×	×	
Halt	≟	INTRX0 to INTRX1, TX0 to TX1	•	×	×	(\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	×	×	
of H		INTAD	•	×	×	×	×	×	
g		INTRTC	•	•	× (0	×	
Source		INTSBI	•	×	×	×	×	×	
Ŋ		RESET		Re	set initiali	zes the LSI			


Table 3.3.4 Source of Halt State Clearance and Halt Clearance Operation

- After clearing the HALT mode, CPU starts interrupt processing.
- o: After clearing the HALT mode, CPU resumes executing starting from instruction following the HALT instruction.
- x: It can not be used to release the HALT mode.
- -: The priority level (Interrupt request level) of non-maskable interrupts is fixed to 7, the highest priority level. There is not this combination type.
- *1: Releasing the HALT mode is executed after passing the warm-up time.

Note: When the HALT mode is cleared by an INTO interrupt of the level mode in the interrupt enabled status, hold level "H" until starting interrupt processing. If level "L" is set before holding level "L", interrupt processing is correctly started.

(Example: Clearing IDLE1 mode)

An INTO interrupt clears the halt state when the device is in IDLE1 mode.



(3) Operation

a. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.3.6 illustrates an example of the timing for clearance of the IDLE2 mode halt state by an interrupt.




Figure 3.3.6 Timing Chart for IDLE2 Mode Halt State Cleared by Interrupt

b. IDLE1 mode

In IDLE1 mode, only the internal oscillator and the RTC, MLD continue to operate. The system clock in the MCU stops. The pin status in the IDLE1 mode is depended on setting the register SYSCR2<SELDRV, DRVE>. Table 3.3.6, Table 3.3.7 summarizes the state of these pins in the IDLE mode1.

In the halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the halt state (e.g., restart of operation) is synchronous with it.

Figure 3.3.7 illustrates the timing for clearance of the IDLE1 mode halt state by an interrupt.




Figure 3.3.7 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt

c. STOP mode

When STOP mode is selected, all internal circuits stop, including the internal oscillator pin status in STOP mode depends on the settings in the SYSCR2<DRVE> register. Table 3.3.6, Table 3.3.7 summarizes the state of these pins in STOP mode.

After STOP mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize. After STOP mode has been cleared, either NORMAL mode or SLOW mode can be selected using the SYSCRO<RSYSCK> register. Therefore, <RSYSCK>, <RXEN> and <RXTEN> must be set See the sample warm-up times in Table 3.3.5.

Figure 3.3.8 illustrates the timing for clearance of the STOP mode halt state by an interrupt.





Figure 3.3.8 Timing Chart for STOP Mode Halt State Cleared by Interrupt

Table 3.3.5 Sample Warm-up Times after Clearance of STOP Mode

	(at fos	_{SCH} = 33 MHz, fs = 32.768 kHz
SYSCR0		SYSCR2 <wuptm1:0></wuptm1:0>	
<rsysck>//</rsysck>	01 (28)	10 (2 ¹⁴)	11 (2 ¹⁶)
0 (fc)	8 _μ β	0.496 ms	1.986 ms
1 (fs)	7.8 ms	500 ms	2000 ms

Example:

The STOP mode is entered when the low-frequency operates, and high-frequency operates after releasing due to NMI.



Note: When different modes are used before and after STOP mode as the above mentioned, there is possible to release the HALT mode without changing the operation mode by acceptance of the halt release interrupt request during execution of HALT instruction (during 6 states). In the system which accepts the interrupts during execution HALT instruction, set the same operation mode before and after the STOP mode.



Table 3.3.6 Input Buffer State Table

					Inpu	it Buffer Sta	ate			
			When the	CPU is				n ∉ALT mod	de(IDLE1/STC)P)
Port	Input		opera	ating	In HALT mo	ode(IDLE2)	Condition	n A (Note)	Condition	B (Note)
Name	Function Name	During Reset	When Used as function Pin	When Used as Input Port	When Used as function Pin	When Used as Input Port	When Used as function Pin	When Used as Input Port	When Used as function Pin	When Used as Input Port
D0-D7	-	055	ON upon	-	055	-		(2)	055	-
P10-P17	D8-D15	OFF	external read		OFF	OFF	OFF)	OFF	OFF
P54(*1)	BUSRQ	ON	ON	ON	ON	ON	(())	OFF	ON	ON
P55(*1)	_	OFF	_		_	OFF		/		OFF
P56(*1)	WAIT					^((
D70	SCK					<1/	OFF	OFF /	4/	\supset
P70	OPTRX0	ON	ON	ON	ON	ON A	OFF	OFF	ON	ON
P71(*1)	SDA	ON	ON	ON	ON					ON
P72(*1)	SI						ON	ØN.	(//)	
1 72(1)	SCL							0	90/	
P80-P82(*2)	-		-	ON upon	=	\searrow	- /	7	> <u>-</u>	
P83(*2)	ADTRG	OFF	ON	port read	V ON /	OFF	ON ($\langle \rangle$	ON	OFF
P84-P87(*2)	_		_		1-/-			OEF	_	
PB0	TAOIN		ON	(ØN /		OFF/	\wedge	ON	
PB1	_	ON	_			ON	$//\sim$	<i>))</i>	_	ON
PB2	-			4	\rightarrow			/		
PB3	INT0							ON	 	
PB4	INT1		ON (ON		ON		ON	
PB5	INT2	OFF	\			OFF	~/			OFF
PB6	INT3				<		~			
PC0	- D\/D0		+(-)) _{ON}	- `		_		_	
PC1	RXD0		ON) ON	7/40	7/	OFF		ON	
PC2	SCLK0 CTS0	(ON		OFF	OFF	ON	
PC3	- /	ON	$\langle \langle \rangle \rangle$			ON	_	OH	_	ON
PC4	RXD1	/)		\wedge	$(/// \land)$				_	
	SCLK1	//~	ON		ON		OFF		ON	
PC5	CTS1	~~ <	J. (0		0	
PZ2(*1)	_		,							
PZ3(*1)	\wedge	OFF	_		_	OFF	_		_	OFF
NMI	>	_			>					
RESET		J)					ON	_	ON	_
AM0,AM1	(-)	ON	ON	_	ON	_				
X1,XT1								IDLE1 : ON	, STOP : OFF	

ON: The buffer is always turned on. A current flows the *1: Port having a pull-up/pull-down resistor.

input buffer if the input pin is not driven.

OFF: The buffer is always turned off.

*2: AIN input does not cause a current to flow through the buffer.

Note: Condition A/B are as follows

: No applicable

Note. Conditi	on A/D are as for	iows.	
SYSCR2 re	egister setting	HALT	mode
<drve></drve>	<seldrv></seldrv>	IDLE1	STOP
0	0	Condition B	O
0	1	Condition A	Condition A
1	0	O distinue D	O a malistica and D
1	1	Condition B	Condition B

Table 3.3.7 Output buffer State Table

					Outr	out Buffer S	State			
			When the	e CPU is				HALT mode	(IDLE1/STC)P)
Dowt	Output		Oper		In HALT mo	ode(IDLE2)	Condition		Condition	,
Port Name	Function	During	When	When	When	When	When	When	When	When
Name	Name	Reset	Used as	Used as	Used as	Used as	Used as	Used as	Used as	Used as
			function	Output	function	Output	function	Output	function	Output
			Pin	Port	Pin	Port	Pin	Port	> Pin	Port
D0-D7	-		ON upon	_		_)*	_
P10-P17	D8-15	OFF	external		OFF			\sim	OFF	
			write	ON		ON	((/	OFF.		ON
P20-P27	A16-23						QFF\ `	\mathcal{L}		
A0-A15	-	ON	ON		ON				ON	
RD	_			_		_	(())	> -		_
WR	-									
P54(*1)	_		_		_					
P55(*1)	BUSAK	OFF	ON		ON	M	QFF	,	ON	>
P56(*1)			_		_	_ \ \	_	\wedge	(-)	/
P60	CS0						\supset	14		
P61	CS1				((// 5)	^			
P62	CS2, CS2A								$U(\cap)$	
P63	CS3								70/	
P64	EA24 CS2B	ON						$\supset - \setminus \setminus$,	
	EA25				$\mathcal{A}(\mathcal{N})$		((
P65	CS2C		ON		ON	/	OFF	////	ON	
P66	CS2D							\sim		
P67	CS2E			1			((// '			
P70	SCK				` `					
	SDA				\rightarrow					
P71(*1)	SO				>					
	OPTTX0		((ON		NO))	OFF		ON
P72(*1)	SCL			())			$\checkmark/$			
PB0					-		V -		_	
PB1	TA1OUT	055	(ON <		ON <		OFF		ON	
PB2 PB3-PB6	TA3OUT –	OFF)	_<				_	
PC0	TXD0		ON	/	ON	~	OFF		ON	
PC1	- -		7/\$				-		-	,
PC2	SCLK0	_ \ \ \				\rightarrow				
PC3	TXD1 //		ON	_ (9N		OFF		ON	
PC4	- <<		7 -		~(-))	•	_		_	,
PC5	SCLK1	$\checkmark/$	7			,				•
PD5	SCOUT				,					
PD6	ALARM MLDALM	ON					OFF		ON	
PD7	MLDALM		ON		ON					
PZ2(*1)	HWR	055	\wedge	~						
PZ3(*1)	R/W	OFF	~((
X2		ON	(1)				IDLE	1 : ON , STO	P : output "H"	level
XT2	(-))	ON		_		_		IDLE1: ON, S	STOP : High-Z	

ON: The buffer is always turned on. When the bus is *1: Port having a pull-up/pull-down resistor. released, however, output buffers for some pins are

turned off.

OFF: The buffer is always turned off.

No applicable

Note: Condition A/B are as follows.

SYSCR2 re	egister setting	HALT	mode
<drve></drve>	<seldrv></seldrv>	IDLE1	STOP
0	0	Condition B	O a malitia ma A
0	1	Condition A	Condition A
1	1 0		0 ::: 0
1 1		Condition B	Condition B

3.4 Interrupts

Interrupts are controlled by the CPU interrupt mask register SR<IFF2:0> and by the built-in interrupt controller.

The TMP91C824 has a total of 37 interrupts divided into the following five types:

• Interrupts generated by CPU: 9 sources

(Software interrupts, illegal instruction interrupt)

- Internal interrupts: 23 sources
- Interrupts on external pins (NMI and INTO to INT3): 5 sources

A (Fixed) individual interrupt vector number is assigned to each interrupt.

One of six (Variable) priority level can be assigned to each maskable interrupt.

The priority level of non-maskable interrupts are fixed at 7 as the highest level.

When an interrupt is generated, the interrupt controller sends the piority of that interrupt to the CPU. If multiple interrupts are generated simultaneously, the interrupt controller sends the interrupt with the highest priority to the CPU. (The highest priority is level 7 using for non-maskable interrupts.)

The CPU compares the priority level of the interrupt with the value of the CPU interrupt mask register <IFF2:0>. If the priority level of the interrupt is higher than the value of the interrupt mask register, the CPU accepts the interrupt.


The interrupt mask register < FF2:0> value can be updated using the value of the EI instruction (EI num sets < IFF2:0> data to num).

For example, specifying EI 3 enables the maskable interrupts which priority level set in the interrupt controller is 3 or higher, and also non-maskable interrupts.

Operationally, the DI instruction (<IFF2:0> = 7) is identical to the EI7 instruction. DI instruction is used to disable maskable interrupts because of the priority level of maskable interrupts is 1 to 6. The EI instruction is vaild immediately after execution.

In addition to the above general-purpose interrupt processing mode, TLCS-900/L1 has a micro DMA interrupt processing mode as well. The CPU can transfer the data (1/2/4 bytes) automatically in micro DMA mode, therefore this mode is used for speed-up interrupt processing, such as transferring data to the internal or external peripheral I/O. Moreover, TMP91C824 has software start function for micro DMA processing request by the software not by the hardware interrupt.

Figure 3.4/1 shows the overall interrupt processing flow.



3.4.1 General-purpose Interrupt Processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. That is also the same as TLCS-900/L and TLCS-900/H.

- (1) The CPU reads the interrupt vector from the interrupt controller.
 - If the same level interrupts occur simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt request.
 - (The default priority is already fixed for each interrupt: The smaller vector value has the higher priority level.)
- (2) The CPU pushes the value of program counter (PC) and status register (SR) onto the stack area (Indicated by XSP).
- (3) The CPU sets the value which is the priority level of the accepted interrupt plus 1 (+1) to the interrupt mask register <IFF2:0>. However, if the priority level of the accepted interrupt is 7, the register's value is set to 7.
- (4) The CPU increases the interrupt nesting counter INTNEST by 1((+1))
- (5) The CPU jumps to the address indicated by the data at address FFFF00H/+ interrupt vector and starts the interrupt processing routine.
- (6) The above processing time is 18 states (1.09 μs at 33 MHz) as the best case (16 bits data bus width and 0 waits).

When the CPU compled the interrupt processing, use the RETI instruction to return to the main routine. RETI restores the contents of program counter (PC) and status register (SR) from the stack and decreases the interrupt nesting counter INTNEST by 1 (-1).

Non-maskable interrupts cannot be disabled by a user program. Maskable interrupts, however, can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. (A priority level setting of 0 or 7 will disable an interrupt request.)

If an interrupt request which has a priority level equal to or greater than the value of the CPU interrupt mask register <IFF2:0> comes out, the CPU accepts its interrupt. Then, the CPU interrupt mask register <IFF2:0> is set to the value of the priority level for the accepted interrupt plus 1 (+1).

Therefore, if an interrupt is generated with a higher level than the current interrupt during its processing, the CPU accepts the later interrupt and goes to the nesting status of interrupt processing.

Moreover, if the CPU receives another interrupt request while performing the said (1) to (5) processing steps of the current interrupt, the latest interrupt request is sampled immediately after execution of the first instruction of the current interrupt processing routine. Specifying DI as the start instruction disables maskable interrupt nesting.

A reset initializes the interrupt mask register <IFF2:0> to 111, disabling all maskable interrupts.

Table 3.4.1 shows the TMP91C824 interrupt vectors and micro DMA start vectors. The address FFFF00H to FFFFFFH (256 bytes) is assigned for the interrupt vector area.

Table 3.4.1 TMP91C824 Interrupt Vectors Table

Default Priority	Туре	Interrupt Source and Source of Micro DMA Request	Vector Value (V)	Vector Reference Address	Micro DMA Start Vector
1		Reset or "SWI 0" instruction	0000H	FFFF00H	_
2		"SWI 1" instruction	0004H	FFFF04H	-
3		INTUNDEF: Illegal instruction or "SWI 2" instruction	0008H	FFFF08H	_
4		"SWI 3" instruction	000CH	FFEE0CH	_
5		"SWI 4" instruction	_ 0010H //	⟨FFFF10H	-
6	Non maskable	"SWI 5" instruction	0Q14H	FFFF14H	-
7		"SWI 6" instruction	0018H	FFFF18H	-
8		"SWI 7" instruction	001CH	FFFF1CH	_
9		NMI pin	0020H	FFFF20H	_
10		INTWD: Watchdog timer	0024H	FFFF24H	_
_		Micro DMA (MDMA)	Ž	-4	\rightarrow
11		INT0 pin	0028H	FFFF28H	0AH
12		INT1 pin	002CH	FFFF2CH	овн
13		INT2 pin	0030H	FFFF30H	0CH
14		INT3 pin	0034H	FFFF34H	0DH
15		INTALMO: ALMO (8 kHz)	0038H	FFFF38H	0EH
16		INTALM1: ALM1 (512 Hz)	003CH	FFFF3CH	0FH
17		INTALM2: ALM2 (64 Hz)	0040H	~FFFF40H	10H
18		INTALM3: ALM3 (2 Hz)	0044H/	FFFF44H	11H
19		INTALM4: ALM4 (1 Hz)	0048H	FFFF48H	12H
20		INTTA0: 8-bit timer 0	004CH	FFFF4CH	13H
21		INTTA1: 8-bit timer 1	0050H	FFFF50H	14H
22		INTTA2: 8-bit timer 2	0054H	FFFF54H	15H
23		INTTA3: 8-bit timer 3	0058H	FFFF58H	16H
24		INTRX0: Serial reception (Channel 0)	005CH	FFFF5CH	17H
25	Maskable	INTTX0: Serial transmission (Channel 0)	0060H	FFFF60H	18H
26		INTRX1: Serial reception (Channel 1)	0064H	FFFF64H	19H
27		INTTX1: Serial transmission (Channel 1)	0068H	FFFF68H	1AH
28		INTAD; AD conversion end	006CH	FFFF6CH	1BH
29		INTRTC: RTC (Alarm interrupt)	0074H	FFFF74H	1DH
30		INTSBI: SBI interrupt	0078H	FFFF78H	1EH
31		INTP0: Protect 0 (WR to special SFR)	0080H	FFFF80H	20H
32		INTR1: Protect 1 (WR to ROM)	0084H	FFFF84H	21H
33		INTTC0: Micro DMA end (Channel 0)	0088H	FFFF88H	-
34	$\wedge \wedge$	INTTC1: Micro DMA end (Channel 1)	008CH	FFFF8CH	_
35	7,<	NTTC2: Micro DMA end (Channel 2)	0090H	FFFF90H	_
36	\(\times\)	INTTC3: Micro DMA end (Channel 3)	0094H	FFFF94H	_
		(Reserved)	0098H	FFFF98H	_
			:	:	:
		(Reserved)	00FCH	FFFFCH	_

3.4.2 Micro DMA Processing

In addition to general-purpose interrupt processing, the TMP91C824 supprots a micro DMA function. Interrupt requests set by micro DMA perform micro DMA processing at the highest priority level (Level 6) among maskable interrupts, regardless of the priority level of the particular interrupt source. Micro. The micro DMA has 4 channels and is possible continuous transmission by specifing the say later burst mode.

Because the micro DMA function has been implemented with the cooperative operation of CPU, when CPU goes to a standby mode by HALT instruction, the requirement of micro DMA will be ignored (Pending).

(1) Micro DMA operation

When an interrupt request specified by the micro DMA start vector register is generated, the micro DMA triggers a micro DMA request to the CPU at interrupt priority level 6 and starts processing the request in spite of any interrupt source's level. The micro DMA is ignored on <IFF2;0>=7.

The 4 micro DMA channels allow micro DMA processing to be set for up to 4 types of interrupts at any one time. When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared.

The data are automatically transferred once (1/2/4 bytes) from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decreased by 1 (-1).

If the decreased result is 0, the micro DMA transfer end interrupt (INTTC0 to INTTC3) passes from the CPU to the interrupt controller. In addition, the micro DMA start vector register DMAnV is cleared to 0, the next micro DMA is disabled and micro DMA processing completes. If the decreased result is other than 0, the micro DMA processing completes if it isn't specified the say later burst mode. In this case, the micro DMA transfer end interrupt (INTTC0 to INTTC3) aren't generated.

If an interrupt request is triggered for the interrupt source in use during the interval between the clearing of the micro DMA start vector and the next setting, general purpose interrupt processing executes at the interrupt level set. Therefore, if only using the interrupt for starting the micro DMA (Not using the interrupts as a general purpose interrupt: Level 1 to 6), first set the interrupt level to 0 (Interrupt requests disabled).

If using micro DMA and general purpose interrupts together, first set the level of the interrupt used to start micro DMA processing lower than all the other interrupt levels. In this case, the cause of general interrupt is limited to the edge interrupt. (Note)

The priority of the micro DMA transfer end interrupt (INTTC0 to INTTC3) is defined by the interrupt level and the default priority as the same as the other maskable interrupt.

Note: If the priority level of micro DMA is set higher than that of other interrupts, CPU operates as follows. In case INTxxx interrupt is generated first and then INTyyy interrupt is generated between checking "Interrupt specified by micro DMA start vector" (in the Figure 3.4.1) and reading interrupt vector with setting below. The vector shifts to that of INTyyy at the time.

This is because the priority level of INTyyy is higher than that of INTxxx.

In the interrupt routine, CPU reads the vector of INTyyy because cheking of micro DMA has finished.

And INTyyy is generated regardless of transfer counter of micro DMA.

INTxxx: level 1 without micro DMA INTyyy: level 6 with micro DMA

If a micro DMA request is set for more than one channel at the same time, the priority is not based on the interrupt priority level but on the channel number. The smaller channel number has the higher priority (Channel 0 (High) > Channel 3 (Low)).

While the register for setting the transfer source/transfer destination addresses is a 32-bit control register, this register can only effectively output 24-bit addresses. Accordingly, micro DMA can access 16 Mbytes (The upper 8 bits of the 32 bits are not valid).

Three micro DMA transfer modes are supported: 1-byte transfer, 2-byte (One word) transfer, and 4-byte transfer. After a transfer in any mode, the transfer source/destination addresses are increased, decreased, or remain unchanged.

This simplifies the transfer of data from I/O to memory, from memory to I/O, and from I/O to I/O. For details of the transfer modes, see 3.4.2 (4) "Detailed description of the transfer mode register". As the transfer counter is a 16-bit counter, micro DMA processing can be set for up to 65536 times per interrupt source. (The micro DMA processing count is maximized when the transfer counter initial value is set to 0000H.)

Micro DMA processing can be started by the 24 interrupts shown in the micro DMA start vectors of Table 3.4.1 and by the micro DMA soft start, making a total of 25 interrupts.

Figure 3.4.2 shows the word transfer micro DMA eycle in transfer destination address INC mode (except for counter mode, the same as for other modes).

(The conditions for this cycle are based on an external 16-bit bus, 0 waits, transfer source/transfer destination addresses both even-numberd values.)




Figure 3.4.2 Timing for Micro DMA Cycle

States 1 to 3: Instruction fetch cycle (gets next address code).

If 3 bytes and more instruction codes are inserted in the instruction queue buffer, this cycle becomes a dummy cycle.

States 4 to 5: Micro DMA read cycle

State 6: Dummy cycle (The address bus remains unchanged from state 5)

States 7 to 8: Micro DMA write cycle

Note 1: If the source address area is an 8-bit bus, it is increased by two states.

If the source address area is a 16-bit bus and the address starts from an odd number, it is increased by two states.

Note 2: If the destination address area is an 8-bit bus, it is increased by two states.

If the destination address area is a 16-bit bus and the address starts from an odd number, it is increased by two states.

(2) Soft start function

In addition to starting the micro DMA function by interrupts, TMP91C824 includes a micro DMA software start function that starts micro DMA on the generation of the write cycle to the DMAR register.

Writing "1" to each bit of DMAR register causes micro DMA once (If write "0" to each bit, micro DMA doesn't operate). At the end of transfer, the corresponding bit of the DMAR register which support the end channel are automatically cleared to "0".

Only one-channel can be set for DMA request at once. To not write "1" to plural bits.)


When writing again "1" to the DMAR register, check whether the bit is "0" before writing "1". If read "1", micro DMA transfer isn't started yet.

When a burst is specified by DMAB register, data is continuously transferred until the value in the micro DMA transfer counter is "0" after start up of the micro DMA. If execute soft start during micro DMA transfer by interrupt source, micro DMA transfer counter doesn't change. Don't use Read modify-write instruction to avoid writing to other bits by mistake.

Symbol	Name	Address	7	6	5	4	3	(2)	\searrow 1	0
	D144	2011			A. T.	4	DMAR3	DMAR2	DMAR1	DMAR0
DMAD	DMA	89H		\int_{0}^{∞}				\sim \sim $\stackrel{\sim}{\sim}$ $\stackrel{\sim}{\sim}$ $\stackrel{\sim}{\sim}$ $\stackrel{\sim}{\sim}$ $\stackrel{\sim}{\sim}$ $\stackrel{\sim}{\sim}$	W	
DMAR	request register	(Prohibit RMW)		7	J.	/	d (//	()0	0	0
	register	KIVIVV)		\mathcal{A}	,		_/ /<	//DMA r	equest	

(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers in CPU. Data setting for these registers is done by an LDC cr, r instruction.



(4) Detailed description of the transfer mode register

DMAM0 to 0 0 0 Mode DMAM3 Note: When setting a value in this register, write 0 to the upper 3 bits.

			Number of Transfer Bytes	Mode Description	Number of Execution States	Minimum Execution Time at fc = 33 MHz
000 (Fixed)	000	00	Byte transfer	Transfer destination address INC mode	8 states	485 ns
		01	Word transfer	(DMADn+) ← (DMASn) DMACn ← DMACn − 1 If DMACn = 0, then INTTCn is generated.	12 states	727 ns
		10	4-byte transfer	TI DIVIACIT = 0, then invitacit is generated.		
	001	00	Byte transfer	Transfer destination address DEC mode	8 states	485 ns
		01	Word transfer	(DMADn-) ← (DMASn) DMACn ← DMACn - 1	12 states	727 ns
		10	4-byte transfer	If DMACn = 0, then INTTCn is generated.	\Diamond	
	010	00	Byte transfer	Transfer source address INC mode	8 states	485 ns
		01	Word transfer	(DMADn) ← (DMASn+) DMACn ← DMACn →	12 states	727 ns
		10	4-byte transfer	If DMACn = 0, then INTCn is generated.		
	011	00	Byte transfer	Transfer source address DEC mode	8 states	485 ns
				Memory to I/O		
		01	1 Word transfer	(DMADn) ← (DMASn-)	12 states	727 ns
				DMACn ← DMACn 1))	
		10	4-byte transfer	If DMACn = 0, then INTTCn is generated.	//	
	100	00	Byte transfer	Fixed address mode	/ 8 states	485 ns
		01	Word transfer	(DMADn) — (DMASn–) DMACn — DMACn – 1	12 states	727 ns
		10	4 byte transfer	If DMACh = 0, then INT/Ch is generated.		
	101	10 00	4-byte transfer Counter mode)))))))))))))))))))		
	101	00		unting number of times interrupt is generated		
		<	DMASn ← DMASn		5 states	303 ns
			DMACn ← DMACn	-1		
			If DMACn = 0, then	INTTCn is generated.		

Note 1: "n" is the corresponding micro DMA channels 0 to 3

DMADn+/DMASn+: Post-increment (Increment register value after transfer)

DMADn-/DMASn-: Post-decrement (Decrement register value after transfer)

The I/Os in the table mean fixed address and the memory means increment (INC) or decrement (DEC) addresses.

Note 2: Execution time is under the condition of:

16-bit bus width (Both translation and destination address area)/0 waits/fc = 33 MHz/selected high-frequency mode (fc \times 1)

Note 3: Do not use an undefined code for the transfer mode register except for the defined codes listed in the above table.

3.4.3 Interrupt Controller Operation

The block diagram in Figure 3.4.3 shows the interrupt circuits. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 36 interrupt channels there is an interrupt request flag (Consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peripherals. The flag is cleared to 0 in the following cases:

- when reset occurs
- when the CPU reads the channel vector after accepted its interrupt
- when executing an instruction that clears the interrupt (Write DMA start vector to INTCLR register)
- when the CPU receives a micro DMA request (when micro DMA is set)
- when the micro DMA burst transfer is terminated

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g., INTEOAD or INTE12). 6 interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. The priority of non-maskable interrupts (NMI pin interrupts and watchdog timer interrupts) is fixed at 7. If interrupt request with the same level are generated at the same time, the default priority (The interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bits of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

The interrupt controller sends the interrupt request with the highest priority among the simulateous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2:0> in the status register by the interrupt request signal with the priority value set; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 (+1) in the CPU SR<IFF2:0>. Interrupt request where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine.

When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF2:0>.

The interrupt controller also has registers (4 channels) used to store the micro DMA start vector Writing the start vector of the interrupt source for the micro DMA processing (See Table 3.4.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter register (e.g., DMAS and DMAD) prior to the micro DMA processing.





Figure 3.4.3 Block Diagram of Interrupt Controller

(1) Interrupt level setting registers

Symbol	Name	Address	7	6	5	4	3	2	1	0
-				IN	NTAD			IN	ITO	
	INTO &		IADC	IADM2	IADM	1 IADM	10 IOC	√l0M2	IOM1	IOMO
INTE0AD	INTAD	90H	R		R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
				I	NT2			\\ IN	ΙΤ) ₁ · ·	
INTE12	INT1 & INT2	91H	I2C	I2M2	I2M1	12M0) IIC	11,M2	I1M1	I1M0
INIEIZ	enable	эіп	R		R/W		R ($(7/\land)$	R/W	
	Chabic		0	0	0	0	0		0	0
	INITO 0			INT	Γ <u>A</u> LM4			IN	IT3	
NTE3ALM4	INT3 & INTALM4	92H	IA4C	IA4M2	IA4M ²	1 IA4M	0 \13C) N3M2	I3M1	I3M0
IN I ESALIVI4	enable	3211	R		R/W		R	/	R/W	
	0.100.0		0	0	0	0,	10 0	0	0	0
	INITAL MAG O			INT	Γ <u>A</u> LM1		\ \ `	INTA	YLM0	\vee
NTEALM01	INTALMO &	93H	IA1C	IA1M2	IA1M ²	1 /A1M	0 IAOC	IA0M2	(AOM1)	IA0M0
IIN I EALIVIUT	enable	9311	R		R/W)) R	((R/W	
	Onabio		0	0	0	0	0	\(\sqrt{0}\)	7(/ø/)/	0
	INTALM2 &			INT	Γ <u>A</u> LM3			INT	NLM2	
	INTALWZ &	94H	IA3C	IA3M2	IA3M		0 IA2C	IA2M2	VIA2M1	IA2M0
IVI EALWES	enable	J-111	R		R/W	$\overline{}$	R		R/W	
			0	0	(0)	0	9	0	0	0
	INTTA0 &			INTTA	(TMRA1)	\triangleright		/)INTTAO	(TMRA0)	
INTETA01		95H	ITA1C	ITA1M2	ITA1M	11 ITA1N	10 ITAOC	TA0M2	ITA0M1	ITA0M0
	enable	3011	R		R/W		R		R/W	
			0	0	>> 0	Q	0)	0	0	0
	INTTA2 &			(\INTTA:	(TMRA3))		INTTA2	(TMRA2)	
INTETA23		96H	ITA3C	ITA3M2	ITA3M	ITA3N	10 ITA2C	ITA2M2	ITA2M1	ITA2M0
111111111111111111111111111111111111111	enable	3011	R		R/W		R		R/W	
			Ø	<i>) </i> 0	0	(0)	0	0	0	0
					\nearrow		4	INT	RTC	
INTERTC	INTRTC	97H	4				IRC	IRM2	IRM1	IRM0
	enable /		\mathcal{I}			4	R		R/W	
					1/45	<u> </u>	0	0	0	0
		~ <								
Interru	ıpt request f	ag 🛶			\rightarrow					
	\wedge \wedge	~								
	>.<		Г.		\	1				
		J)	/b	xxM2	lxxM1	lxxM0		unction (W		
/			41	0	0	0	Disables inter			
< \				0	0	1	Sets interrupt			
		\wedge		0	1	0	Sets interrupt			
		((^	$\rightarrow \bigcirc$	0	1	1	Sets interrupt			
	/	\		•	0	0	Sets interrupt			
		/ ~		1 1	0 '	1 1	Sate interrupt	priority lovel	to 5	
		\		1	0 1	1 0	Sets interrupt Sets interrupt			

Symbol	Name	Address	7	6	5	4	3	2	1	0	
				INT	TX0			INTRX0			
INITEOO	Interrupt	0011	ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0	
INTES0	Enable serial 0	98H	R		R/W		R		R/W		
	Seriai 0		0	0	0	0	0	0	0	0	
				INT	TX1			((INT	RX1		
INITEGA	INTRX1 &	0011	ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	JRX1M1	IRX1M0	
INTES1	INTTX1 enable	99H	R		R/W		R /	$\gamma \gamma_{\wedge}$	R/W		
	enable		0	0	0	0	Q (// o))	0	0	
							>/	INT	SBI		
INITECO	INTESBI	9AH					ISBIC	IŞBIM2	ISBIM1	ISBIM0	
INTES2 enable	enable						R))~	R/W		
						\mathcal{A}	Q	0	0	0	
	INITTOO			INT	TC1	41		INT	теа		
INTETC01	INTTC0 & INTTC1	9BH	ITC1C	ITC1M2	ITC1M1	ITC1M0	ALC0C	ITC0M2	>ITCOM1	ITC0M0	
INTETCOT	enable	3011	R		R/W	$\sqrt{Q/\zeta}$	∖ [∨] R	. (R/W		
	enable		0	0	0	\\o(_)	<i>)</i> 0	0	//0	0	
	INITTOO O			INT	TC3			TMT	TC2 //		
INTETC23	NTTC2 &	9CH	ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	JTC2M1	ITC2M0	
INTETC23	enable	9011	R		R/W		R		R/W		
	eriable		0	0	0	0	0		0	0	
	INITEO O			ΙŅΊ	P1	>	(Q)	Z	TP0		
INTEP01	INTP0 & NTP1	ODH	IP1C	IP1M2	(IP1M1)	IP1M0	IP0C/)IPOM2	IP0M1	IP0M0	
INTERUI	enable		R	4(R/W		R		R/W		
	criable		0	0	ŏ	/ Q	0	0	0	0	

Interrupt request flag



(2) External interrupt control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-	_	I3EDGE	12EDGE	I1EDGE	I0EDGE	IOLE	NMIREE
							W	\wedge		
	Interrupt	8CH	0	0	0	0	0	0	0	0
	input	0011	Always	Always	INT3EDGE	INT2EDGE	INT1EDGE	INT0EDGE	NT0 mode	1: Operates
IIMC	mode	(Prohibit	write 0	write 0	0: Rising	0: Rising	0: Rising	0: Rising	0: Edge	even on
	control	RMW)			1: Falling	1: Falling	1: Falling	1: Falling	1: Level	rising/
		,					^	$(7/\wedge$		falling
								(())		edge of
							>			NMI

INTO level enable

0	edge detect INT
1	H level INT
NMI risin	g edge enable

INT request generation at falling edge
 INT request generation at rising/falling edge

(3) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector, as given in Table 3.4.1, to the register INTCLR,

For example, to clear the interrupt flag INTO, perform the following register operation after execution of the DI instruction.

INTCLR ← 0AH: Clears interrupt request flag INTO.

Symbol	Name	Address	7	6	<i>))</i> 5	4	3	2	1	0
				7	CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
INITOLD	Interrupt	88H		7			W	1		
INTCLR	clear control	(Prohibit RMW)			0	/0/	0	0	0	0
	CONTION	KIVIVV)	(7)	$\langle \wedge \rangle$	4		Interrup	t vector		

(4) Micro DMA start vector registers

This register assigns micro DMA processing to which interrupt source. The interrupt source with a micro DMA start vector that matches the vector set in this register is assigned as the micro DMA start source.

When the micro DMA transfer counter value reaches zero, the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, to continue micro DMA processing, set the micro DMA start vector register again during the processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the channel with the lowest number has a higher priority.

Accordingly, if the same vector is set in the micro DMA start vector registers of two channels, the interrupt generated in the channel with the lower number is executed until micro DMA transfer is complete. If the micro DMA start vector for this channel is not set again, the next micro DMA is started for the channel with the higher number (Micro DMA chaining).

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DMAG				DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMA0V	DMA0	80H					R/	w _		
DMA0V start vector	ООП			0	0	0	0	0	0	
	Vector						DMA0 st	art vector		
					DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DMA1 DMA1V start		0411								
DIVIATV	start vector	81H			0	0	~0	((/o/ \	0	0
	Vector						DMA1 st	art vector		
	DMAG				DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA2V	DMA2	82H			(R/W)					
DIVIAZV	start vector	02П			0	0	Q	o	0	0
	Vector					^	DMA2 st	art vector		
	DMAG				DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DMA3V	DMA3	83H					> \ R	W	14	\rightarrow
DIVIASV	start vector	оэп			0	(0//)) o	<u></u>	()0) _	0
	VECTO				/		DMA3 st	art vector	70/))

(5) Micro DMA burst specification

Specifying the micro DMA burst continues the micro DMA transfer until the transfer counter register reaches zero after micro DMA start. Setting a bit which corresponds to the micro DMA channel of the DMAB registers mentioned below to 1 specifies a burst.

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DMA	0011		7			DMAR3	DMAR2	DMAR1	DMAR0
DMAD	software	89H	\sim	$\gamma = \gamma_{r}$			R/W	R/W	R/W	R/W
DMAR	request	(Prohibit RMW)	4	A		A	0	0	0	0
	register	KIVIVV)						1: DMA soft	ware reques	t
	5144		<i>J.</i>	$\bigg /$	1	1	DMAB3	DMAB2	DMAB1	DMAB0
DMAD	DMA	OALL				\int		R/	W	
DMAB	burst register	8AH	Y		J.) /<	0	0	0	0
	register			4	*	$\int_{-\infty}^{\infty}$		1: DMA bu	rst request	

(6) Attention point

The instruction execution unit and the bus interface unit of this CPU operate independently. Therefore, immediately before an interrupt is generated, if the CPU fetches an instruction that clears the corresponding interrupt request flag, the CPU may execute the instruction that clears the interrupt request flag (Note) between accepting and reading the interrupt vector. In this case, the CPU reads the default vector 0008H and reads the interrupt vector address FFFF08H.

To avoid the avobe plogram, place instructions that clear interrupt request flags after a DI instruction. And in the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing and more than 1-instructions (e.g., "NOP" x 1 times).

In the case of changing the value of the interrupt mask register <IFF2:0> by execution of POP SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

In addition, take care as the following 2 circuits are exceptional and demand special attention.

INT0 Level Mode	In level mode INT0 is not an edge-triggered interrupt. Hence, in level
	mode the interrupt request flip-flop for INTO does not function. The
	peripheral interrupt request passes through the S input of the flip-flop
	and becomes the Q output. If the interrupt input mode is changed
	from edge mode to level mode, the interrupt request flag is cleared
	automatically.
	If the CPU enters the interrupt response sequence as a result of
	INTO going from 0 to 1, INTO must then be held at 1 until the
	interrupt response sequence has been completed. If INTO is set to
	level mode so as to release a halt state, INT0 must be held at 1 from
	the time INTO changes from 0 to 1 until the halt state is released.
	(Hence, it is necessary to ensure that input noise is not interpreted
	as a 0, causing INT0 to revert to 0 before the halt state has been
(\bigcirc)	∕released.)
	When the mode changes from level mode to edge mode, interrupt
	request flags which were set in level mode will not be cleared.
	Interrupt request flags must be cleared using the following
	sequence.
	DI
	LD (IIMC), 00H; Switches interrupt input mode from level
$\searrow \nearrow$	mode to edge mode.
	LD (INTCLR), 0AH; Clears interrupt request flag.
	NOP ; Wait EI instruction
	El
INTRX	The interrupt request flip-flop can only be cleared by a reset or by
	reading the serial channel receive buffer. It cannot be cleared by
	writing INTCLR register.

Note: The following instructions or pin input state changes are equivalent to instructions that clear the interrupt request flag.

INT0: Instructions which switch to level mode after an interrupt request has been generated in edge mode.

The pin input change from high to low after interrupt request has been generated in level mode. (H \rightarrow L)

INTRX: Instruction which read the receive buffer

3.5 Port Functions

The TMP91C824 features 56-bit settings which relate to the various I/O ports.

As well as general-purpose I/O port functionality, the port pins also have I/O functions which relate to the built-in CPU and internal I/Os. Table 3.5.1 lists the functions of each port pin. Table 3.5.2 lists I/O registers and their specifications.

Table 3.5.1 Port Functions

(R: PU = with programmable pull-up resistor/U = with pull-up resistor)

Port Name	Pin Name	Number of Pins	Direction	R	Direction Setting Unit	Pin Name for Built-in Function
Port 1	P10 to P17	8	I/O	-	Bit (D8 to D15
Port 2	P20 to P27	8	Output	_	(Fixed)	A16 to A23
Port 5	P54	1	I/O	PU	Bit	BUSRQ
	P55	1	I/O	PU	/Bit	BUSAK
	P56	1	I/O	PU	Bit	WAIT
Port 6	P60	1	Output	_	(Fixed)	CS0
	P61	1	Output	_	(Fixed)	CŞ1 (())
	P62	1	Output		(Fixed)	CS2, CS2A
	P63	1	Output	+((Fixed)	CS3
	P64	1	Output		(Fixed)	EA24, CS2B
	P65	1	Output 〈	1(- /	(Fixed)	EA25, CS2C
	P66	1	Output	/ //	(Fixed)	CS2D
	P67	1	Output		(Fixed)	Ç\$2Ē
Port 7	P70	1	NO /	_	Bit	SCK,OPTRX0
	P71	1	T/Q	PU	// Bit	SO/SDA,OPTTX0
	P72	1 ,		PU	Bit	SI/SCL
Port 8	P80 to P87	8	Input	ı	(Fixed)	AN0 to AN7, ADTRG (P83)
Port B	PB0	1	1/0	_	Bit	TAOIN
	PB1	1/_/	1/0	_	Bit	TA1OUT
	PB2	1 ()) I/O		Bit	TA3OUT
	PB3	1	// 1/0	- \	Bit	INTO
	PB4	$(\bigcirc 1)$	1/0		Bit	INT1
	PB5 PB6	$\binom{\binom{1}{1}}{1}$	I/O I/O		Bit Bit	INT2 INT3
Port C	PC0	1	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	774	Bit	TXD0
Fort	P61		10	(C)	Bit	RXD0
	PC2	1	1/0		Bit	SCLK0/CTS0
	PC3	1 <	1/0	>	Bit	TXD1
	PC4	1	KO		Bit	RXD1
\langle	PC5	1	WQ	-	Bit	SCLK1/CTS1
Port D	PD5	1 _	Output	1	(Fixed)	SCOUT
	PD6	1 ()	Output	_	(Fixed)	ALARM , MLDALM
	PD7	1 <	Output	_	(Fixed)	MLDALM
Port Z	PZ2	1	1/0	PU	Bit	HWR
	PZ3		√ I/O	PU	Bit	R/W

Table 3.5.2 I/O Registers and Specifications (1/2)

Port	Pin Name	Specification		I/O Reg	ister	
Port	Pin Name	Specification	Pn	PnCR	PnFC	PnFC2
Port 1	P10 to P17	Input port	X	0		
(Note 1)		Output port	Х	1 >	None	
		D8 to D15 bus	Х	X ((
Port 2	P20 to P27	Output port	Х	None		
		A16 to A23 output	Х	Notie	\checkmark_1	
Port 5	P54 to P56	Input port (without PU)	⟨0、	((/ 9 / 5)	0	
		Input port (with PU)	1		0	None
		Output port	X	1	0	
	P54	BUSRQ input (without PU)	0/) /0	1	
		BUSRQ input (with PU)		0	1	
	P55	BUSAK output	(X	, 1	1 ((
	P56	WAIT input (without PU)	0	0	None	
		WAIT input (with PU)		0	Notice	
Port 6	P60 to P64	Output port	\)x	>	((0))	O O
	P60	CSO output	// x		7/	None
	P61	CS1 output	Х		170	None
	P62	CS2 output	Х		4	0
		CS2A output	Х)) x	1
	P63	CS3 output	X (None	1	None
	P64	EA24 output	x ((None	1	0
		CS2B output	_X		Х	1
	P65	EA25 output	X		1	0
		CS2C output	(X)		Х	1
	P66	CS2D output	X_//		0	1
	P67	CS2E output	X./		0	1
Port 7	P70 to P72	Input port (without PU)	0	0	0	0
		Input port (with PU)	1	0	0	0
		Output port	> X	1	0	0
	P70 ((SCK (input	Х	0	0	0
		SCK output	Х	1	1	0
	//) _	OPTRX0 input (Note 2)	1	0	Х	1
	P71	SDA input	X	0	0	0
	\'\	SDA output (Note 3)	Х	1	1	0
		SO output	Х	1	1	0
^ /	` ·	OPTTX0 output (Note 2)	1	1	Х	1
	P72	SI input	Х	0	0	0
	()	SCL input	Х	0	0	0
		SCL output (Note 3)	Χ	1	1	0

X: Don't care

I/O Register Port Pin Name Specification Pn PnCR PnFC PnFC2 Port 8 P80 to P87 Input port Χ None AN0 to 7 input (Note 4) Χ P83 ADTRG input (Note 5) Χ Port B PB0 to PB6 Χ Ò Input port Χ п Output port PB0 **TA0IN** input /Χ. /0/ None PB1 **TA1OUT** output X PB2 TA3OUT output X/ 1 PB3 X D INTO input PB4 X INT1 input 0 1 PB5 INT2 input Χ 0 1. PB6 INT3 input X 0 ∕1⊳ Port C PC0 to PC5 Input port X 0 Q X া 0 Output port PC0 (Note 2) 1 TXD0 output 1 PC1 RXD0 input (Note 2) (Note 6) 1 0 None PC2 SCLK0 input (Note 2) 1 (O. 0 None SCLK0 output (Note 2) 1 1 CTS0 input (Note 2) 0 PC3 TXD1 output (Note 2) 1 1 PC4 4 6 RXD1 input (Note 2) None PC5 SCLK1 input 1 0 0 (Note 2) SCLK1 output (Note 2) 1 1 1 CTS1 input (Note 2) 0 PD5 to PD7 Port D Output port Χ 0 SCOUT output PD5 Χ PD6 ALARM output None 1 1 MLDALM output 0 1 PD7 MLDALM output Χ Port Z PZ2 to PZ3 Input port (without PU) 0 0 0 Input port (with PU) 1 0 0 Output port Χ 0 1 PZ2 HWR output Χ 1 1

Table 3.5.3 I/O Registers and Specifications (2/2)

X: Don't care

PZ3

Note 1. Port 1 is only use for Pott or DATA bus (D8 to D15) by setting AM1 and AM0 pins.

Note 2: As for input ports of \$100 and \$101 (OPTRX0, OPTTX0, TXD0, RXD0, SCLK0, CTS0, TXD1, RXD1, SCLK1, CTS1), logical selection for output data or input data is determined by the output latch register Pn of each port.

Χ

Note 3: In case using P71 and P72 for SDA and SCL as open-drain ports, set to P7ODE <ODEP71:72>.

Note 4: In case using P80 to P87 for analog input ports of AD converter, set to ADMOD1 <ADCH2:0>.

Note 5: In case using P83 for ADTRG input port, set to ADMOD1<ADTRGE>.

Note 6: In case using PC1 for RXD0 port, set 0 to P7FC2<P70F2>.

R/W output

Note about bus release and programmable pull-up I/O port pins

When the bus is released (e.g., when $\overline{BUSAK}=0$), the output buffers for D0 to D15, A0 to A23, and the control signals (\overline{RD} , \overline{WR} , \overline{HWR} , R/\overline{W} and \overline{CSO} to $\overline{CS3}$, EA24, EA25, $\overline{CS2A}$ to $\overline{2E}$) are off and are set to high impedance.

However, the output of built-in programmable pull-up resistors are kept before the bus is released. These programmable pull-up resistors can be selected ON/OFF by programmable when they are used as the input ports.

When they are used as output ports, they cannot be turned ON/OFF in software.

Table 3.5.4 shows the pin states after the bus has been released,


Table 3.5.4 Pin States (after bus release)										
Pin Name	The Pin State (w	then the bus is released)								
Fill Name	Port Mode	Function Mode								
D0 to D7		Become high impedance (High-Z).								
D8 to D15 (P10 to P17)	The state is not changed. (Do not become to high impedance (High-Z).)									
A0 to A15		First sets all bits to high, then sets them to high impedance (High-Z).								
A16 to 23 (P20 to P27)	The state is not changed. (Do not become to high impedance (High-Z).)									
RD WR										
PZ2 ($\overline{\text{HWR}}$), PZ3 (R/\overline{W}),	The state is not changed. (Do not become to high impedance (High-Z).)	First sets all bits to high, then the output buffer is OFF. The programmable pull-up resistor is ON irrespective of the output latch.								
P60 (CSO), P61 (CSI), P62 (CS2, CS2A), P63 (CS3),		First sets all bits to high, then sets them to high impedance (High-Z).								

3.5.1 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P1CR. Resetting the control register P1CR to 0 and sets port 1 to input mode.

In addition to functioning as a general-purpose I/O port, port 1 can also function as an address data bus (D8 to D15).


When AM1 = 0 and AM0 = 1, port 10 to 17 always operate data bus function even if it changes P1CR setting.



3.5.2 Port 2 (P20 to P27)

Port 2 is an 8-bit output port. In addition to functioning as a output port, port 2 can also function as an address bus (A16 to A23).

Each bit can be set individually for address bus using the function register P2FC. Resetting sets all bits of the function register P2FC to 1 and sets port 2 to address bus.



Port 1 Register

P1 (0001H)

	7	6	5	4	3	2	1	0				
Bit symbol	P17	P16	P15	P14	P13	P12	P11	P10				
Read/Write		R/W										
After reset		Data from external port (Output latch register is cleared to 0.)										

Port 1 Control Register

P1CR (0004H)

					,		/				
	7	6	5	4	3	2 1	0				
Bit symbol	P17C	P16C	P15C	P14C	P13C	P120 P110	P10C				
Read/Write		W									
After reset	0	0	0	0	0	0 0	0				
Function			•	0: Input	1: Output						

Port 1 I/O setting

0 Input 1 Output

Port 2 Register

P2 (0006H)

						()
	7	6	5	4 3	2 / 1	0
Bit symbol	P27	P26	P25	P24 P23	P22 P21	P20
Read/Write				R/W		
After reset	1	1	1 (1	(1// 1	1

Port 2 Function Register

P2FC (0009H)

	7	6	5	4	⟨⟨3	\2	1	0
Bit symbol	P27F	P26F	P25F	▽ P24F	P23F	P22F	P21F	P20F
Read/Write					W	\searrow		
After reset	1	1)1	1	_ 1	1	1	1
Function			0: Por	t 1: Addr	ess bus (A23 t	o A16)		


Note: Read-modify-write is prohibited for P1CR and P2FC.


Figure 3.5,3 Registers for Ports 1 and 2

3.5.3 Port 5 (P54 to P56)

Port 5 is an 3-bit general-purpose I/O port. I/O is set using control register P5CR and P5FC. Resetting resets all bits of the output latch P5 to 1, the control register P5CR and the function register P5FC to 0 and sets P54 to P56 to input mode with pull-up resistor.

In addition to functioning as a general-purpose I/O port, port 5 also functions as I/O for the CPU's control/status signal.





	Port 5 Register												
		7	6	5	4	3	2	1	0				
P5	Bit symbol		P56	P55	P54								
(000DH)	Read/Write			R/W									
	After reset			from externa ch register is									
	Function		0(Output lat : Pull-up re 1(Output lat : Pull-up re			7							
				Port 5 C	ontrol Re	gister							
		7	6	5	4	3	(2)	√ 1	0				
P5CR	Bit symbol		P56C	P55C	P54C	/							
(000AH)	Read/Write			W		#							
	After reset		0	0	0			Ĭ	7				
	Function		0: I	nput 1: Out	put			52					
							<	→ 1/O setti					
					7			0 Input	; 🔍				
					4	\supset		1 Outp	ut				
				Port 5 Fr	ınction Re	gister		\wedge					
		7	6	5	4	3	\v2\	// 1	0				
P5FC	Bit symbol			P55F	R54F	$\not\neq$)						
(000BH)	Read/Write			V	Ø>	1	#						
	After reset			(0)	0		$\rightarrow \downarrow \searrow$						
	Function			0: Port	0: Port		\						
				1: BUSAK	1: BUSRQ		,						

- Note 1: Read-modify-write is prohibited for register P5CR, R5FC.
- Note 2: When port 5 is used in the input mode P5 register controls the built-in pull-up resistor. Read-modify-write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the states of the input pin.
- Note 3: When P56 pin is used as a WAIT pin, set P5CR<P56C> to 0 and chip select/WAIT control register BnCS<BnW2:0> to 010.



3.5.4 Port 6 (P60 to P67)

Port 60 to 67 are 8-bit output ports. Resetting sets output latch of P62 to 0 and output latches of P60 to P61, P63 to P67 to 1.


Port 6 also function as chip-select output (CSO to CS3), extend address output (EA24).

Writing 1 in the corresponding bit of P6FC, P6FC2 enables the respective functions.

Resetting resets the P6FC, P6FC2 to 0, and sets all bits to output ports.

If set port 6, be careful of a setting because of chip select function.

Starting memory connects to CS2 pin, but this signal function as P62 after reset. Therefore initialized value of output data of P62 is set to "0". If manage chip select by connection many memory to outside, after program started, must to change port function to chip select function in this program. If outputted "1" remain port function, program is not run. Therefore data setting (P6) must to execute after function changing (P6FC).



				Po	rt 6 Register							
		7	6	5	4	3	2	1	0			
P6	Bit symbol	P67	P66	P65	P64	P63	P62	P61	P60			
(0012H)	Read/Write		l .	<u>I</u>	R/	W	l .	^				
	After reset	reset 1 1 1 1 1 0 1										
Port 6 Function Register												
		7	6	5	4	3	2	(1)	У 0			
P6FC	Bit symbol	-	-	P65F	P64F	P63F	P62F	P61F	P60F			
(0015H)	Read/Write				1	٧	\sim (()					
	After reset	0	0	0	0	0	\Q \	Q ø	0			
	Function	Always	write 0	0:Port	0: Port	0: Port	0: Port	0: Port	0: Port			
				1:EA25	1: EA24	1: CS3	1: CS2	7: CS1	1: CS0			
				Port 6 F	unction Regis	ster 2		,				
		7	6	5	4	3 (2	1	(0)			
P6FC2	Bit symbol	P67F2	P66F2	P65F2	P64F2	-//	P62F2	- <	\\ - \\			
(001BH)	Read/Write		V	V		W	\searrow w	w/4	W			
	After reset	0	0	0	0	((/Ø'))	0 ^	0	0			
	Function	0: <p67f></p67f>	0: <p66f></p66f>	0: <p65f></p65f>	0: <p64f></p64f>	Always	0: <p62f></p62f>	Always	write 0			
		1: CS2E	1: CS2D	1: CS2C	1: CS2B	write 0	1: CS2A		70/			
	Note: Read-modify-write is prohibited for P6FC and P6FC2.											
			Fi	gure 3.5.8	Register	for Port 6		$\left(\right)$				
				40								

3.5.5 Port 7 (P70 to P72)

Port 7 is a 3-bit general-purpose I/O port. I/O can be set on bit basis using the control register. Resetting sets port 7 to input port and all bits of output latch to 1.

In addition to functioning as a general-purpose I/O port, port *\(\frac{1}{2}\) lso functions as follows.

- 1. Input/output function for serial bus interface (SCK, SO/SDA,SI/SCL)
- 2. Input/output function for IrDA (OPTRX0, OPTTX0)


Writing 1 in the corresponding bit of P7FC, P7FC2 enables the respective functions. Resetting resets the P7FC, P7FC2, and P7CR to 0, and sets all bits to input ports.

(1) Port 70 (SCK, OPTRX0)

Port 70 is a general-purpose I/O port. It is also used as SCK (Clock signal for SIO mode) and OPTRX0 (Receive input for IrDA mode of SIO0).


Used as OPTRX0, it is possible to logical invert by P7<P70> = 0.

For port C1, RXD0 or OPTRX0 is used P7FC2<P70F2>.




(2) Port 71 (SO/SDA/OPTTX0)


Port 71 is a general-purpose I/O port. It is also used as SDA (Data input for I²C mode), SO (Data output for SIO mode) for serial bus interface and OPTTX0 (Transmit output for IrDA mode of SIO0).



(3) Port 72 (SI/SCL)

Port 72 is a general-purpose I/O port. It is also used as SI (Data input for SIO mode), SCL (Clock input/output for I^2C mode) for serial bus interface and input for release hard protect.






Note: Read-modify-write is prohibited for P7CR, P7FC, P7FC2 and P7ODE.

Figure 3.5.12 Register for Port 7

Port 8 (P80 to P87) 3.5.6

Port 8 is an 8-bit input port and can also be used as the analog input pins for the internal AD converter. P83 can also be used as ADTRG pin for the AD converter.



P8 (0018H)

	7	6	5	4	3	/2	1	0
Bit symbol	P87	P86	P85	P84	∧ P83	P82	P81	P80
Read/Write	R							
After reset	Data from external port							

The input channel selection of AD converter and the permission of ADTRG input are set by Note: AD converter mode register ADMOD1.

Figure 3.5.14 Register for Port 8



3.5.7 Port B (PB0 to PB6)

Port B0 to PB6 is a 7-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets port B to be an input port.

In addition to functioning as a general-purpose I/O port, port B0 has clock input terminal TA0IN of 8-bit timer 0, and port B1, B2 each has facility of 8-bit timer listing TA1OUT, TA3OUT terminal. And, port B3 to B6 has each external interruption input facility of INT0 to INT3. Edge selection of external interruption is establishes by IIMC register in the interrupt controller.

Timer output function and external interrupt function can be enabled by writing 1 to the corresponding bits in the port B function register (PBFC). Resetting resets all bits of the registers PBCR and PBFC to 0, and sets all bits to be input ports.




Figure 3.5.15 Port B0 to B2

(2) PB3 (INT0), PB4 (INT1) to PB6 (INT3)




Figure 3.5.17 Port B4 to B6

Port B	Regis	ter
--------	-------	-----

PB (0022H)

	7	6	5	4	3	2	1	0				
Bit symbol		PB6	PB5	PB4	PB3	PB2	PB1	PB0				
Read/Write			R/W ^									
After reset			Data from external port (Output latch register is set to "1".)									

Port B Control Register

PBCR (0024H)

	7	6	5	4	3	2		0			
Bit symbol		PB6C	PB5C	PB4C	PB3C	PB2C	PB1C	PB0C			
Read/Write			w (V/))								
After reset		0	0	0	0	70/		0			
Function			0: Input 1: Output								

Port B Function Register

PBFC (0025H)

		7	6	5	4	3 (\2	1	(0)
	Bit symbol		PB6F	PB5F	PB4F	PB3F	PB2F	PB1F <	<i>[</i>
1)	Read/Write				V	V	\searrow	14	1
	After reset		0	0	0	((0)	0 ^	Q ()	7
	Function		0: Port	0: Port	0: Port	0: Port	0: Port	0: Rort	//)
			1: INT3	1: INT2	1: INT1((1: HNT0	1: TA3OUT	1: TA1OUT	70/

Note 1: Read-Modify-Write is prohibited for the registers PBCR and PBFC.

Note 2: PB0/TA0IN pin does not have a register changing PORT/FUNCTION.

For example, when it is used as an input port, the input signal is inputted to 8-bit timer.





3.5.8 Port C (PC0 to PC5)

Port C0 to C5 are 6-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets PC0 to PC5 to be an input ports. It also sets all bits of the output latch register to 1.

In addition to functioning as general-purpose I/O port pins, PC0 to PC5 can also function as the I/O for serial channels 0 and 1. A pin can be enabled for I/O by writing 1 to the corresponding bit of the port C function register (PCFC).

Resetting resets all bits of the registers PCCR and PCFC to 0 and sets all pins to be input ports.

(1) Port C0, C3 (TXD0/TXD1)

As well as functioning as I/O port pins, port C0 and C3 can also function as serial channel TXD output pins. In case of use TXD0/TXD1, it is possible to logical invert by setting the register PC<PC0, 3>.

And port C0 to C3 have a programmable open-drain function which can be controlled by the register PCODE<ODEPCO, 3>.




Figure 3.5.19 Port C0 and C3

(2) Port C1, C4 (RXD0, RXD1)

Port C1 and C4 are I/O port pins and can also is used as RXD input for the serial channels. In case of use RXD0/RXD1, it is possible to logical invert by setting the register PC<PC1, 4>.

And input data of SIO0 can be select from RXD0/PC1 pin or OPTRX0/P70 by setting the register PCFC2<P70F2>.




Figure 3.5.20 Port C1 and C4

(3) Port C2 (CTSO, SCLKO), C5 (CTS1, SCLKA)

Port C2 and C4 are I/O port pins and can also is used as $\overline{\text{CTS}}$ input or SCLK input/output for the serial channels. In case of use $\overline{\text{CTS}}$, SCLK, it is possible to logical invert by setting the register PC<PC2, 5>





Figure 3.5.21 Port C2 and C5

	Port C Register											
		7	6	5	4	3	2	1	0			
PC	Bit symbol			PC5	PC4	PC3	PC2	PC1	PC0			
(0023H)	Read/Write					R/	W	^				
	After reset			Data	a from exterr	nal port (Out	out latch regi	ister is set to	"1".)			
	Port C Control Register											
		7	6	5	4	3	2) o			
	Bit symbol			PC5C	PC4C	PC3C	PC2C	PC1C	PC0C			
PCCR	Read/Write					V		//))				
(0026H)	After reset	/		0	0	0	>0/		0			
	Function					0: Input	1: Output					
Port C Functon Register												
		7	6	5	4	3 (2	1	(0)			
PCFC	Bit symbol	/		PC5F		PC3F	PC2F	7	PC0F			
(0027H)	Read/Write	/		W		W	\searrow w		W			
	After reset			0		((/0/ 5)	0 /)) •			
	Function			0: Port		0: Port	0: Port	1	0. Port)			
				1: SCLK1		1: TXD1	1: SCLK0		1: TXD6			
				output			output		>			
·				Port C	ODE Reg	ister		$\mathcal{S}(\mathcal{O})$				
		7	6	5 (4\	3	(27)	\searrow	0			
	Bit symbol	/		7	7	ODEPC3	44		ODEPC0			
PCODE	Read/Write			\mathcal{H}		W		<u> </u>	W			
(0028H)	After reset					/_(0	7		0			
	Function				\supset	TXD1))		TXD0			
				$((\))$		0: CMOS	\ //		0: CMOS			
						1: Open	\vee		1: Open			

Note 1: Read-modify-write is prohibited for the registers PCCR, PCFC and PCODE.

Note 2: PC1/RXD0, PC4/RXD1 pins do not have a register changing PORT/FUNCTION. For example, when it is used as an input port, the input signal is inputted to SIO as the cereal receive data.

^ drain



drain

3.5.9 Port D (PD0 to PD7)

Port D is an 8-bit output port. Resetting sets the output latch PD to 1, and PD5 to PD7 pin output 1.

In addition to functioning as output port, port D also function as output pin for output pin for internal clock (SCOUT), output pin for RTC alarm (ALARM) and output pin for melody/alarm generator (MLDALM, MLDALM). Above setting is used the function register PDFC.

Only PD6 has two output functions which \overline{ALARM} and \overline{MIDALM} . This selection is used PD<PD6>. Resetting resets the function register PDFC to 0, and sets all ports to output ports.





Figure 3.5.24 Port D



3.5.10 Port Z (PZ2 to PZ3)

Port Z is the 2-bit general-purpose I/O port. I/O is set using control register PZCR and PZFC. Resetting resets all bits of the output latch PZ to 1.

In addition to functioning as a general-purpose I/O port, port Z also functions as output for the CPU's control/status signal.

Resetting initializes PZ2 and PZ3 pins to input mode with pull-up resistor.

When the PZ<RDE> register clearing to 0,outputs the \overline{RD} strobe (used for the peused static RAM) of the \overline{RD} pin even when the internal addressed.

If the $\langle RDE \rangle$ remains 1, the \overline{RD} strobe signal is output only when the external address are is accessed.







Figure 3.5.27 Port Z (PZ2, PZ3)

	Port Z Register											
		7	6	5	4	3	2	1	0			
PZ	Bit symbol					PZ3	PZ2		RDE			
(007DH)	Read/Write					R/	W	/	R/W			
	(Output lat					external port ch register to "1".)		1				
	Function O(Output latch register) : Pull-up resistor OFF 1(Output latch register) : Pull-up resistor ON)~			
				Port Z C	ontrol Reg	gister		>				
		7	6	5	4	3 _	$\frac{2}{2}$	1	0			
PZCR	Bit symbol					PZ3¢	PZ2C					
(007EH)	Read/Write					~ (v	V		4/1			
	After reset					6	0					
	Function					(0:/Input	1: Output					
				Port Z Fu	unction Re	gister			(())			
		7	6	5	\mathcal{A}^{\downarrow}	\3	2 /	\bigcirc 1\\	, 6			
PZFC	Bit symbol	_			\mathcal{M}	PZ3F	PZ2F (
(007FH)	Read/Write	W				V	V					
	After reset	0		$\sqrt{4}$	- N	0	(97)					
	Function	Always write 0				0: Port 1: R/W	0: Port 1: HWR					
'					>			→ HWR settir PZFC <pz2f> PZCR<pz2c></pz2c></pz2f>	1			

Note 1: Read-modify-write is prohibited for registers PZCR and PZFC.

Note 2: When port Z is used in input mode, the PZ register controls the built-in pull-up resistor. Read-modify-write is prohibited in input mode or 1/0 mode. Setting the built-in pull-up resistor may be depended on the states of the input pin.



3.6 Chip Select/Wait Controller

On the TM91C824, four user-specifiable address areas (CS0 to CS3) can be set. The data bus width and the number of waits can be set independently for each address area (CS0 to CS3 and others).

The pins $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ (which can also function as port pins P60 to P63) are the respective output pins for the areas CS0 to CS3. When the CPU specifies an address in one of these areas, the corresponding $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ pin outputs the chip select signal for the specified address area (in ROM or SRAM). However, in order for the chip select signal to be output, the port 6 function register P6FC must be set.

 $\overline{\text{CS2A}}$ To $\overline{\text{CS2E}}$ (CS pin except $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$) are made by MMU.

These pins are $\overline{\text{CS}}$ pin that area and BANK value is fixed without concern in setting of CS/WAIT controller.

The areas CS0 to CS3 are defined by the values in the memory start address registers MSAR0 to MSAR3 and the memory address mask registers MAMR0 to MAMR3.

The chip select/wait control registers BOCS to B3CS and BEXCS should be used to specify the master enable/disable status the data bus width and the number of waits for each address area.

The input pin controlling these states is the bus wait request pin (WAT)

3.6.1 Specifying an Address Area

The CS0 to CS3 address areas are specified using the start address registers (MSAR0 to MSAR3) and memory address mask registers (MAMR0 to MAMR3).

At each bus cycle, a compare operation is performed to determine if the address on the specified a location in the CSO to CS3 area. If the result of the comparison is a match, this indicates an access to the corresponding CS area. In this case, the $\overline{\text{CSO}}$ to $\overline{\text{CS3}}$ pin outputs the chip select signal and the bus cycle operates in accordance with the settings in chip select/wait control register BOCS to B3CS. (See 3.6.2 "Chip Select/Wait Control Registers".)

(1) Memory start address registers

Figure 3.6.1 shows the memory start address registers. The memory start address registers MSAR0 to MSAR3 set the start addresses for the CS0 to CS3 areas. Set the upper 8 bits (A23 to A16) of the start address in <S23:16>. The lower 16 bits of the start address (A15 to A0) are permanently set to 0. Accordingly, the start address can only be set in 64-Kbyte increments, starting from 000000H. Figure 3.6.2 shows the relationship between the start address and the start address register value.

Me	emory Star	t Address	Registers	(for areas	CS0 to	cé	3)

		7	6	5	4	3	2	1	0
MSAR0 /MSAR1	Bit symbol	S23	S22	S21	S20	S19) S18	S17	S16
(00C8H)/ (00CAH)	Read/Write				R/	W			
MSAR2 /MSAR3	After reset	1	1	1	1 2	1	1	_ (1	\ 1
(00CCH)/ (00CEH)	Function			Determ	ines A23 to A	16 of start a	ddress.	>//	<u> </u>
						. 💙		7 //	

Sets start addresses for areas CS0 to CS3.

Figure 3.6.1 Memory Start Address Register





Figure 3.6.2 Relationship between Start Address and Start Address Register Value



(2) Memory address mask registers

Figure 3.6.3 shows the memory address mask registers. Memory address mask registers MAMR0 to MAMR3 are used to set the size of the CS0 to CS3 areas by specifying a mask for each bit of the start address set in memory start address registers MAMR0 to MAMR3. The compare operation used to determine if an address is in the CS0 to CS3 areas is only performed for bus address bits corresponding to bits set to 0 in these registers. Also, the address bits that can be masked by MAMR0 to MAMR3 differ between CS0 to CS3 areas. Accordingly, the size that can be each area is different.

Memory Address Mask Register (for CS) area)

MAMR0 (00C9H)

		7	6	5	4 3	2	1	0				
)	Bit symbol	V20	V19	V18	V17 V16	V15	V14 to V9	> V8				
)	Read/Write		R/W \									
	After reset	1	1	1	(17/1	1 (1	1				
	Function	Sets size of CS0 area 0; Used for address compare										

Range of possible settings for CS0 area size: 256 bytes to 2 Mbytes

Memory Address Mask Register (C\$1)

MAMR1 (00CBH)

		7	6	5	> 4	3	<u>2</u>	1	0
1	Bit symbol	V21	V20 /	V19	V18	V17//) ¥16	V15 to V9	V8
l)	Read/Write		40		R	W			
	After reset	1	1	1	/1/	7	1	1	1
	Function		S	ets size of C	S1 area 0:	Used for add	dress compa	re	

Range of possible settings for CS1 area size: 256 bytes to 4 Mbytes.

Memory Address Mask Register (CS2, CS3)

MAMR2 / MAMR3 (00CDH) / (00CFH)

		7	6	5		3	2	1	0		
3	Bit symbol	((y22 \	V21	V20	V19	V18	V17	V16	V15		
)	Read/Write	RW									
	After reset	1	1	(1//	1	1	1	1	1		
	Sets size of CS2 or CS3 area 0: Used for address compare										

Range of possible settings for CS2 and CS3 area sizes: 32 Kbytes to 8 Mbytes.



(3) Setting memory start addresses and address areas

Figure 3.6.4 show an example of specifying a 64-Kbyte address area starting from 010000 H using the CS0 areas.

Set 01H in memory start address register MSAR0<S23:16> (Corresponding to the upper 8 bits of the start address). Next, calculate the difference between the start address and the anticipated end address (01FFFFH). Bits 20 to 8 of the result correspond to the mask value to be set for the CS0 area. Setting this value in memory address mask register MAMR0<V20:8> sets the area size This example sets 07H in MAMR0 to specify a 64-Kbyte area.





Figure 3.6.4 Example Showing How to Set the CS0 Area

After a reset MSAR0 to MSAR3 and MAMR0 to MAMR3 are set to FFH. B0CS<B0E>, B1CS<B1E> and B3CS<B3E> are reset to 0. This disabling the CS0, CS1 and CS3 areas. However, as B2CS<B2M> to 0 and B2CS<B2E> to 1, CS2 is enabled from 000FE0H to 000FFFH to 003000H to FFFFFFH in TMP91C824. Also, the bus width and number of waits specified in BEXCS are used for accessing addresses outside the specified CS0 to CS3 area. (See 3.6.2 "Chip Select/Wait Control Registers".)



(4) Address area size specification

Table 3.6.1 shows the relationship between CS area and area size. " Δ " indicates areas that cannot be set by memory start address register and address mask register combinations. When setting an area size using a combination indicated by " Δ ", set the start address mask register in the desired steps starting from 000000H.

If the CS2 area is set to 16-Mbytes or if two or more areas overlap, the smaller CS area number has the higher priority.

Example: To set the area size for CS0 to 128 Kbytes

a. Valid start addresses



b. Invalid start addresses




Table 3.6.1 Valid Area Sizes for Each CS Area

				/		11/	. (
Size (Bytes) CS Area	256	512/	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M
CS0 /	$(/\circ)$	20	0	10	(\(\lambda / \)) <u>)</u> <u>\</u>	Δ	Δ	Δ		
CS1	0//			6		$/\Delta$	Δ	Δ	Δ	Δ	
CS2			0		A	Δ	Δ	Δ	Δ	Δ	Δ
CS3		<i>\</i>	0	6	Δ	Δ	Δ	Δ	Δ	Δ	Δ

Note: "A" indicates areas that cannot be set by memory start address register and address mask register combinations.

3.6.2 Chip Select/Wait Control Registers

Figure 3.6.5 lists the chip select/wait control registers.

The master enable/disable, chip select output waveform, data bus width and number of wait states for each address area (CS0 to CS3 and others) are set in their respective chip select/wait control registers, B0CS to B3CS and BEXCS.




Figure 3.6.5 Chip Select/Wait Control Registers

(1) Master enable bits

Bit 7 (<B0E>, <B1E>, <B2E> or <B3E>) of a chip select/wait control register is the master bit which is used to enable or disable settings for the corresponding address area. Writing 1 to this bit enables the settings. Reset disables (Sets to 0) <B0E>, <B1E> and <B3E>, and enabled (Sets to 1) <B2E>. This enables area CS2 only.

(2) Data bus width selection

Bit 3 (<B0BUS>, <B1BUS>, <B2BUS>, <B3BUS> ov <BEXBUS>) of a chip select/wait control register specifies the width of the data bus. This bit should be set to 0 when memory is to be accessed using a 16-bit data bus and to 1 when an 8-bit data bus is to be used.

This process of changing the data bus width according to the address being accessed is known as dynamic bus sizing. For details of this bus operation see Table 3.6.2.

Table 3.6.2 Dynamic Bus Sizing

Operand Data		Memory Data	CPU Address	CPU Data			
Bus Width	Address	Bus Width	CIOAddress	D15 to D8) D7 to D0		
8 bits	2n + 0	8 bits	2n + 0	XXXXX, C	b7 to b0		
	(Even number)	16 bits	2n + 0	((xxxxx	b7 to b0		
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0		
	(Odd number)	16 bits	2n +/1/	b7 to b0	xxxxx		
16 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0		
	(Even number)		2n + 1	xxxxx	b15 to b8		
		16 bits	2n + 0	b15 to b8	b7 to b0		
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0		
	(Odd number)		2n +2	xxxxx	b15 to b8		
		16 bits	20+1	b7 to b0	xxxxx		
	(O/c)	\	20+2	xxxxx	b15 to b8		
32 bits	2n+0	8 bits	2n + 0	xxxxx	b7 to b0		
//	(Even number)	\sim (()	// \2n + 1	xxxxx	b15 to b8		
			2n + 2	xxxxx	b23 to b16		
	~ <		2n + 3	xxxxx	b31 to b24		
		16 bits	2n + 0	b15 to b8	b7 to b0		
^ ^	<u> </u>		2n + 2	b31 to b24	b23 to b16		
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0		
	(Odd number)	\nearrow	2n + 2	xxxxx	b15 to b8		
	<	7 (2n + 3	xxxxx	b23 to b16		
			2n + 4	xxxxx	b31 to b24		
		16 bits	2n + 1	b7 to b0	xxxxx		
))	2n + 2	b23 to b16	b15 to b8		
		\supset	2n + 4	xxxxx	b31 to b24		

xxxxx indicates that the input data from these bits are ignored during a read. During a write, indicates that the bus for these bits goes too high impedance; also, that the write strobe signal for the bus remains inactive.

(3) Wait control

Bits 0 to 2 (<B0W0:2>, <B1W0:2>, <B2W0:2>, <B3W0:2>, <BEXW0:2>) of a chip select/wait control register specify the number of waits that are to be inserted when the corresponding memory area is accessed.

The following types of wait operation can be specified using these bits. Bit settings other than those listed in the table should not be made.

Table 3.0.3 Wall Oberation Setting	Table 3.6.3	Wait Operation	Settings
------------------------------------	-------------	----------------	----------

<bxw2:0></bxw2:0>	Number of Waits	Wait Operation
000	2	Inserts a wait of 2 states, irrespective of the WAN pin state.
001	1	Inserts a wait of 1 state, irrespective of the WAIT pin state.
010	(1 + N)	Samples the state of the WAIT pin after inserting a wait of 1 state. It
		the WAIT pin is low, the waits continue and the bus cycle is extended
		until the pin goes high.
011	0	Ends the bus cycle without a wait, regardless of the WAIT pin state.
100	Reserved	Invalid setting
101	3	Inserts a wait of 3 states, irrespective of the WAIT pin state.
110	4	Inserts a wait of 4 states, irrespective of the WAIT pin state.
111	8	Inserts a wait of 8 states, irrespective of the WAIT pin state.

A reset sets these bits to 000 (2 waits).

(4) Bus width and wait control for an area other than CSO to CS3

The chip select/wait control register BEXCS controls the bus width and number of waits when memory locations which are not in one of the four user-specified address areas (CS0 to CS3) are accessed. The BEXCS register settings are always enabled for areas other than CS0 to CS3.

(5) Selecting 16-Mbyte area/specified address area

Setting B2CS<B2M> (Bit 6 of the chip select/wait control register for CS2) to 0 designates the 16-Mbyte area 000FE0H to 000FFFH, 003000H to FFFFFFH as the CS2 area. Setting B2CS<B2M> to 1 designates the address area specified by the start address register MSAR2 and the address mask register MAMR2 as CS2 (e.g., if B2CS<B2M> = 1, CS2 is specified in the same manner as CS0, CS1 and CS3 are).

A reset clears this bit to 0, specifying CS2 as a 16-Mbyte address area.



(6) Procedure for setting chip select/wait control

When using the chip select/wait control function, set the registers in the following order:

1. Set the memory start address registers MSAR0 to MSAR3. Set the start addresses for CS0 to CS3.

- 2. Set the memory address mask registers MAMR0 to MAMR3. Set the sizes of CS0 to CS3.
- 3. Set the chip select/wait control registers B0CS to B3CS.

Set the chip select output waveform, data bus width, number of waits and master enable/disable status for $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$.

The CS0 to CS3 pins can also function as pins P60 to P63. To output a chip select signal using one of these pins, set the corresponding bit in the port 6 function register P6FC to 1.

If a CS0 to CS3 address is specified which is actually an internal VQ and RAM area address, the CPU accesses the internal address area and no chip select signal is output on any of the $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ pins.

Setting example:

In this example CS0 is set to be the 64-Kbyte area 010000H to 01FFFFH. The bus width is set to 16 bits and the number of waits is set to 0.

MSAR0 = 01H Start address: 010000H

MAMR0 = 07H Address area? 64 Kbytes

B0CS = 83H R0M/SRAM, 16-bit data bus, 0 waits, CS0 area settings enabled.

3.6.3 Connecting External Memory

Figure 3.6.6 shows an example of how to connect external memory to the TMP91C824.

In this example the ROM is connected using a 16-bit bus. The RAM and I/O are connected using an 8-bit bus.




Figure 3.6.6 Example of External Memory Connection (ROM uses 16-bit bus; RAM and I/O use 8-bit bus.)

A reset clears all bits of the port 6 control register P6CR and the port 6 function register P6FC to 0 and disables output of the CS signal. To output the CS signal, the appropriate bit must be set to 1.




Figure 3.6.7 Example of External Memory Connection (RAM and I/O use 16-bit bus)

3.7 8-Bit Timers (TMRA)

The TMP91C824 features 4 channel (TMRA0 to TMRA3) built-in 8-bit timers.

These timers are paired into 2 modules: TMRA01 and TMRA23. Each module consists of 2 channels and can operate in any of the following 4 operating modes.

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)
- 8-bit pulse width modulation output mode (PWM: Variable duty cycle with constant period)

Figure 3.7.1 to Figure 3.7.2 show block diagrams for TMRA01 and TMRA23.

Each channel consists of an 8-bit up counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.)

The operation mode and timer flip-flop condition are controlled by 5-byte registers.

We call control registers SFRs: Special function registers.

Each of the two modules (TMRA01 and TMRA23) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.


The contents of this chapter are as follows.


- 3.7.1 Block Diagrams
- 3.7.2 Operation of Each Circuit
- 3.7.3 SFRs
- 3.7.4 Operation in Each Mode
 - (1) 8-bit timer mode
 - (2) 16-bit timer mode
 - (3) 8-bit PPG (Programmable pulse generation) output mode
 - (4) 8-bit PWM (Pulse width modulation) output mode
 - (5) Settings for each mode

Table 3.7,1 Registers and Pins for Each Module

	/ 3 -				
	Module	TMRA01	TMRA23		
External pin	Input pin for external clock	TA0IN (shared with PB0)	None		
	Output pin for timer flip-flop	TA1OUT (shared with PB1)	TA3OUT (shared with PB2)		
SFR (Address)	Timer run register	TA01RUN (0100H)	TA23RUN (0108H)		
	Timer register	TA0REG (0102H) TA1REG (0103H)	TA2REG (010AH) TA3REG (010BH)		
	Timer mode register	TA01MOD (0104H)	TA23MOD (010CH)		
	Timer flip-flop control register	TA1FFCR (0105H)	TA3FFCR (010DH)		

3.7.1 Block Diagrams





3.7.2 Operation of Each Circuit

(1) Prescalers

A 9-bit prescaler generates the input clock to TMRA01.

The $\phi T0$ as the input clock to prescaler is a clock divided by 4 which selected using the prescaler clock selection register SYSCR0<PRCK1:0>.

The prescaler's operation can be controlled using TA01RUN<TA01PRUN> in the timer control register. Setting <TA01PRUN> to 1 starts the count; setting <TA01PRUN> to 0 clears the prescaler to zero and stops operation. Table 3.7.2 shows the various prescaler output clock resolutions.

Table 3.7.2 Prescaler Output Clock Resolution

at fc = 33 MHz, fs = 32.768 kHz

System Clock	Prescaler Clock	Gear Value	Prescaler Output Clock Resolution				
Selection SYSCR1 <sysck></sysck>	Selection SYSCR0 <prck1:0></prck1:0>	SYSCR1 <gear2:0></gear2:0>	фТ1 фТ4	фТ16 фТ256			
1 (fs)		XXX	2 ³ /fs (244 μs) 2 ⁵ /fs (977 μ	us) $2^7/\text{fs}$ (3.9 ms) $2^{11}/\text{fs}$ (62.5 ms)			
0 (fc)		000 (fc)	2 ³ /fc (0.2 μs) 2 ⁵ /fc (1.0 μ	us) 2 ⁷ /fc (3.9μs) 2 ¹¹ /fc (62.1 μs)			
	00 (f _{FPH})	001 (fc/2)	2 ⁴ /fc (0.5 μs) 2 ⁶ /fc (1.9 μ	ıs) 2 ⁸ /fc (7.8 μs) 2 ¹² /fc (248.2 μs)			
		010 (fc/4)	$2^{5}/\text{fc}$ (1.0 µs) $2^{7}/\text{fc}$ (3.9 µ	us) 2 ⁹ /fc (15.5 μs) 2 ¹³ /fc (496.5 μs)			
		011 (fc/8)	2 ⁶ /fc (1.9 μs) 2 ⁸ /fc (7.8 μ	(s) 2 ¹⁰ /fc (31.0 μs) 2 ¹⁴ /fc (1024 μs)			
		100 (fc/16)	2 ⁷ /fc (3.9 μs) 2 ⁹ /fc (15.5	μs) 2 ¹¹ /fc (62.1 μs) 2 ¹⁵ /fc (993 μs)			
	10 (fc/16 clock)	xxx	2 ⁷ /fc (3.9 μs) 2 ⁹ /fc (15.5	μs) 2 ¹¹ /fc (62.1 μs) 2 ¹⁵ /fc (993 μs)			

xxx: Don't care

(2) Up counters (UCO and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.

The input clock for UC0 is selectable and can be either the external clock input via the TA0IN pin or one of the three internal clocks ϕ T1, ϕ T4 or ϕ T16. The clock setting is specified by the value set in TA01MOD<TA0CLK1:0>.

The input clock for UC1 depends on the operation mode. In 16-bit timer mode, the overflow output from UC0 is used as the input clock. In any mode other than 16-bit timer mode, the input clock is selectable and can either be one of the internal clocks ϕ T1, ϕ T16 or ϕ T256, or the comparator output (The match detection signal) from TMRA0.

For each interval timer the timer operation control register bits TA01RUN<TA0RUN> and TA01RUN<TA1RUN> can be used to stop and clear the up counters and to control their count. A reset clears both up counters, stopping the timers.

(3) Timer registers (TA0REG and TA1REG)

These are 8-bit registers which can be used to set a time interval. When the value set in the timer register TA0REG or TA1REG matches the value in the corresponding up counter, the comparator match detect signal goes active. If the value set in the timer register is 00H, the signal goes active when the up counter overflows.

The TAOREG are double buffer structure, each of which makes a pair with register buffer.

The setting of the bit TA01RUN<TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if $\langle \text{TA0RDE} \rangle = 0$ and enabled if $\langle \text{TA0RDE} \rangle = 1$.

When the double buffer is enabled, data is transferred from the register buffer to the timer register when a 2ⁿ overflow occurs in PWM mode, or at the start of the PPG cycle in PPG mode. Hence the double buffer cannot be used in timer mode.

A reset initializes <TAORDE> to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set <TAORDE> to 1, and write the following data to the register buffer. Figure 3.7.3 show the configuration of TAOREG.




Figure 3.7.3 Configuration of TAOREG

Note: The same memory address is allocated to the timer register and the register buffer.

When <TAORDE> = 0, the same value is written to the register buffer and the timer register; when <TAORDE> = 1, only the register buffer is written to.

The address of each timer register is as follows.

TAOREG: 000102H TA1REG: 000103H

TA2REG: 00010AH TA3REG: 00010BH

All these registers are write only and cannot be read.

(4) Comparator (CP0)

The comparator compares the value in an up counter with the value set in a timer register. If they match, the up counter is cleared to zero and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

(5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detects signal (8-bit comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR<TA1FFIE> in the timer flip-flop control register.

A reset clears the value of TA1FF1 to 0.

Writing 01 or 10 to TA1FFCR<TA1FFC1:0 sets TA1FF to 0 or 1. Writing 00 to these bits inverts the value of TA1FF. (This is known as software inversion.)

The TA1FF signal is output via the TA1OUT pin (Concurrent with PB1). When this pin is used as the timer output, the timer clip-flop should be set beforehand using the port B function register PBCR, PBFC.

Note: When the double buffer is enabled for an 8-bit timer in PWM or PPG mode, caution is required as explained below.

If new data is written to the register buffer immediately before an overflow occurs by a match between the timer register value and the up-counter value, the timer flip-flop may output an unexpected value.

For this reason, make sure that in PWM mode new data is written to the register buffer by six cycles (f_{SYS} × 6) before the next overflow occurs by using an overflow interrupt. In the case of using PPG mode, make sure that new data is written to the register buffer by six cycles before the next cycle compare match occurs by using a cycle compare match interrupt.

Example when using PWM mode Match between TAOREG and up-counter 2º overflow interrupt (INTTAO) TA1OUT Desired PWM cycle change point Write new data to the register buffer before the next overflow occurs by

using an overflow interrupt

3.7.3 SFRs




Figure 3.7.4 TMRA Registers

TMRA01 Mode Register 7 6 4 2 1 0 TA01MOD Bit symbol TA01M1 TA01M0 PWM01 PWM00 TA1CLK1 TA1CLK0 TA0CLK1 TA0CLK0 (0104H) Read/Write R/W After reset Function Operation mode PWM cycle Source clock for TMRA1 Source clock for TMRA0 00: TAOIN pin 00: 8-bit timer mode 00: Reserved 00: TA0TRG 01: 16-bit timer mode 01: 2⁶ 01: _φT1 01: \$T1 10:\b\T4 10: 8-bit PPG mode 10: 2⁷ 10: φT16 11: 2⁸ 11; \p\116 11: 8-bit PWM mode 11: _{\$\$T256\$\$} TMRA0 source clock selection TA0IN (External input) φτι (Prescaler) .Υo< TMRA1 source clock selection TA01MOD TA01MOD <TA01M1:0> ≠ 01 <TA01M1:0> = 01 00 Comparator Overflow output from output from TMRA0 TMRA0 01 **ΦT1** 10 φT16. (16-bit timer mode) φT256 PWM cycle selection Reserved 2⁶ × source clock 01 70 × source clock $2^8 \, \times source \, clock$ 11 MRA01 operation mode selection Two 8-bit timers 01 16-bit timer 8-bit PPG 10 8-bit PWM (TMRA0) + 8-bit timer (TMRA1) 11 Figure 3.7.5 TMRA Registers

TMRA23 Mode Register 7 6 4 2 1 0 TA23MOD Bit symbol TA23M1 TA23M0 PWM21 PWM20 TA3CLK1 TA3CLK0 TA2CLK1 TA2CLK0 (010CH) Read/Write R/W After reset Function PWM cycle TMRA2 clock for TMRA2 Operation mode TMRA3 clock for TMRA3 00: Reserved 00: 8-bit timer mode 00: Reserved 00: TA2TRG 01: 16-bit timer mode 01: 2⁶ 01: _φT1 -01: 671 710:/\$T4 10: 8-bit PPG mode 10: 2⁷ 10: φT16 11: 2⁸ 11; \p\116 11: 8-bit PWM mode 11: \psi T256 TMRA2 source clock selection 00 Do not set φτ4 (Prescaler) φT16 (Prescaler) TMRA3 source clock selection TA23MOD TA23MOD <TA23M1:0> # 01 <TA23M1:0> = 01 Comparator output/ Overflow output from from TMRA2 TMRA2 φΤ1 01 1,0 φT16 φT256 (16-bit timer mode) PWM cycle selection Reserved <u>0</u>1 2⁶ × source clock $2^7 \times source clock$ 10 4 2⁸ × source clock MRA23 operation mode selection Two 8-bit timers 00 01 16-bit timer 10 8-bit PPG 11 8-bit PWM (TMRA2) + 8-bit timer (TMRA3) Figure 3.7.6 TMRA Registers

TMRA1 Flip-Flop Control Register 4 7 6 5 2 1 0 TA1FFCR Bit symbol TA1FFC1 TA1FFC0 TA1FFIE TA1FFIS (0105H) Read/Write R/W R/W After reset Read-TA1FF 00: Invert TA1FF TA1FF Function modify-write 01: Set TA1FF inversion instructions control for 10: Clear TA1FF inversion select prohibited. 0: Disable 0: TMRA0 11: Don't care 1: Enable 1: TMRA1 Inverse signal for timer flip-flop 1 (TA1FF)
(Don't care except in 8-bit timer mode) Inversion by TMRA0 Inversion by TMRA1 Inversion of TA1FF 0 Disabled Enabled Control of TA1EF 00 Inverts the value of TA1FF Sets TA1FF to 1 01 Clears TA1FF to 0 10 Don't care M Figure 3,7.7 TMRA Registers

	TMRA3 Flip-Flop Control Register								
		7	6	5	4	3	2	1	0
TA3FFCR	Bit symbol					TA3FFC1	TA3FFC0	TA3FFIE	TA3FFIS
(010DH)	Read/Write					R/			W
Read-	After reset					1	1	0	0
modify-write instructions	Function					00: Invert T		TA3FF	TA3FF
are						01: Set TAC 10: Clear T		control for inversion	inversion select
prohibited.						11: Don't ca	/ -	0: Disable	0: TMRA2
						<		1: Enable	1: TMRA3
				igure-3.7.8	S TMRAR		On't care exc On't care exc On Invers On Invers On Disa On Tale On Tal	or timer flip-fept in 8-bit tii ion by TMRA TA3FF abled bled	of TA3FF
				igure 3.7.8	3 TMRAR	egisters			

				TM	IRA registe	er			
		7	6	5	4	3	2	1	0
TA0REG	bit Symbol					_			
(0102H)	Read/Write				\	N			
	After reset				Unde	efined			
TA1REG	bit Symbol					_			\rightarrow
(0103H)	Read/Write				١	N			<u>) </u>
	After reset				Unde	efined		\sim	
TA2REG	bit Symbol					_		(/))	
(010AH)	Read/Write					N	7//		
	After reset				Unde	efined			
TA3REG	bit Symbol					_		<u> </u>	
(010BH)	Read/Write				١	N (
	After reset				Unde	efined 🗸 🛴			A(
	Note: The	above reg	gisters are pro	hibited read-	-modify-write i	instruction.			
						(7/	\		7
			ı	Figure 3.7	.9 TMRA R	egisters	/	>	
				Ū					90//
							/		>
					4(/		(
						~			
				(>	(O)	^	
							$\setminus \setminus \setminus \setminus$))	
				4					
					<u> </u>				
							$\geq //$		
				,		\wedge	<u> </u>		
			((~				
				J)	(1	7/			
			(0)						
			$(\vee/)$			\rightarrow			
	/			^	(7/	\			
	_ <	\ / _			$(\)$)			
		~ / /		_					
			> <						
	^ ^		✓						
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			/	\rightarrow				
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	\bigcirc		>	*				
			\mathcal{A}	\					
\wedge	(())								
		^							
			(()						
				/					
		4							
_									

TOSHIBA

3.7.4 Operation in Each Mode

(1) 8-bit timer mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers.

Setting its function or counter data for TMRA0 and TMRA1 after stop these registers.

a. Generating interrupts at a fixed interval (using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every 10 µseconds at fe = 33 MHz, set each register as follows:

* Clock state

System clock: High frequency (fc)
Prescaler clock: f_{FPH}

Stop TMRA1 and clear it to 0. Select 8-bit timer mode and select ϕ T1 ((2³/fc)s at fc = 33 MHz) as the input clock. Set TA1REG to 10 μ s $\pm \phi$ T1 (2³/fc)s $\approx 40 = 28$ H.

Enable INTTA1 and set it to level 5.

Start TMRA1 counting.

Select the input clock using in Table 3.7.2.

Note: The input clocks for TMRA0 and TMRA1 are different from as follows.


TMRA0: TAOIN input, \$11, \$14 or \$116

TMRA1: Match output of TMRA0, \$\,\psi\,\ps

b. Generating a 50% duty ratio square wave pulse

The state of the timer flip-flop (TA1FF) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).

Example: To output a 1.5 µs square wave pulse from the TA1OUT pin at fc = 33 MHz, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used



c. Making TMRA1 count up on the match signal from the TMRA0 comparator Select 8-bit timer mode and set the comparator output from TMRA0 to be the input clock to TMRA1.




Figure 3.7.11 TMRA1 Count up on Signal from TMRA0



(2) 16-bit timer mode

A 16-bit interval timer is configured by pairing the two 8-bit timers TMRA0 and TMRA1.

To make a 16-bit interval timer in which TMRA0 and TMRA1 are cascaded together, set TA01MOD<TA01M1:0> to 01.

In 16-bit timer mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA01CLK1:0>. Table 3.7.2 shows the relationship between the timer (Interrupt) cycle and the input clock selection.

LSB 8 bits set to TAOREG and MSB 8 bits set to TAIREG. Please keep setting TAOREG first because setting data for TAOREG inhibit its compare function and setting data for TA1REG permit it.

Example: To generate an INTTA1 interrupt every 0.24 [s] at fc = 33 MHz, set the timer registers TA0REG and TA1REG as follows:

* Clock state

System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: f_{FPH}

If ϕ T16 ((27/fc)s at 33 MHz) is used as the input clock for counting, set the following value in the registers: $0.24 \text{ s} \div (27/\text{fc}) \text{s} \approx 62500 = \text{F424H}$

(e.g., set TA1REG to F4H and TA0REG to 24H).

As a result, INTTA1 interrupt can be generated every 0.24 [s].

The comparator match signal is output from TMRA0 each time the up counter UC0 matches TA0REG, though the up counter UC0 is not be cleared and also INTTA0 is not generated.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparators TMRA0 and TMRA1, the up counters UC0 and UC1 are cleared to 0 and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TA1FF is inverted.

Example: When TA1REG = 04H and TA0REG = 80H





Figure 3.7.12 Timer Output by 16-Bit Timer Mode

(3) 8-bit PPG (Programmable pulse generation) output mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active-Low or active-High. In this mode TMRA1 cannot be used.



In this mode, a programmable square wave is generated by inverting the timer output each time the 8-bit up counter (UCO) matches the value in one of the timer registers TAOREG or TA1REG.

The value set in TA0REG must be smaller than the value set in TA1REG.

Although the up counter for TMRA1 (UC1) is not used in this mode, TA01RUN<TA1RUN> should be set to 1, so that UC1 is set for counting.

Figure 3.7.14 shows a block diagram representing this mode




Figure 3.7.14 Block Diagram of 8-Bit PPG Output Mode

If the TAOREG double buffer is enabled in this mode, the value of the register buffer will be shifted into TAOREG each time TA1REG matches UCO.

Use of the double buffer facilitates the handling of low-duty waves (when duty is varied).





Figure 3.7.15 Operation of Register Buffer

Example: To generate 1/4-duty 50-kHz pulses (at fc = 33 MHz)



Calculate the value which should be set in the timer register.

To obtain a frequency of 50 kHz, the pulse cycle t should be: t = 1/50 kHz = 20 μ s ϕ T1 = (23/fc)s (at 33 MHz);


20 μs ÷ $(2^3/\text{fc})$ s ≈ 83

Therefore set TA1REG = 83 = 53H

The duty is to be set to 1/4: $t \times 1/4 = 20 \mu s \times 1/4 \pm 5 \mu s$

 $5 \mu s \div (2^3/fc)s \approx 10$

Therefore, set TAOREG = 21 = 15H.



Stop TMRA0 and TMRA01 and clear it to 0.

Set the 8-bit PPG mode, and select \$11 as input clock.

Write 15H

Write 53H

Set TA1FF, enabling both inversion and the double buffer.

Writing 10 provides negative logic pulse.

Set PB1 as the TA1OUT pin.

Start TMRA0 and TMRA01 counting.



(4) 8-bit PWM (Pulse width modulation) output mode

This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin. TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up counter (UC0) matches the value set in the timer register TA0REG or when 2^n counter overflow occurs n = 6, 7 or 8 as specified by TA01MOD<PWM01:00>). The up counter UC0 is cleared when 2^n counter overflow occurs.

The following conditions must be satisfied before this PWM mode can be used.

Value set in TA0REG ≠ 0

TA0REG and
UC0 match

overflow
(INTTA0 interrupt)


TA1OUT

Value set in TA0REG ≠ 0

Value set in TAOREG < Value set for 2ⁿ counter overflow

Figure 3.7.16 8-Bit PWM Waveforms

Figure 3.7.17 shows a block diagram representing this mode.



In this mode, the value of the register buffer will be shifted into TA0REG if 2^n overflow is detected when the TA0REG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.





Figure 3.7.18 Register Buffer Operation

Example: To output the following PWM waves on the TA1OUT pin at fc = 33MHz:



To achieve a 31.0 μ s PWM cycle by setting ϕ T1 = (23/fc)s (at fc = 33 MHz):


31.0
$$\mu s \div (2^3/fc)s \approx 128 = 2^n$$

Therefore n should be set to 7.

Since the low-level period is 37.0 μ s when $\phi T_1 = (2^3/\text{fc})$ s,

set the following value for TAOREG:

$$17.9 \, \mu s = (2^3/fc) s \approx 74 = 4AH$$



Stop TMRA0 and clear it to 0.

Select 8-bit PWM mode (Cycle: 2^{7}) and select $\phi T1$ as the input clock.

Write 4AH.

Clear TA1FF to 0, enable the inversion and double buffer.

Set PB1 and the TA1OUT pin.

Start TMRA0 counting.

Table 3.7.3 PWM Cycle

at fc = 33 MHz, fs = 32.768 kHz

Select	Select					Р	WM Cyc	le			
System	Prescaler	Gear Value <gear2:0></gear2:0>		2 ⁶			2 ⁷			28	
<sysck></sysck>	Clock Clock <sysck> <prck1:0></prck1:0></sysck>	<gear2.0></gear2.0>	φT1	φT4	φT16	φT1	φT4	φT16	φ Τ1	φT4	φT16
1 (fs)		XXX	15.6 ms	62.5 ms	250 ms	31.3 ms	125 ms	500 ms	62.5 ms	250 ms	1000 ms
		000 (fc)	15.5 μs	62.1 μs	248.2 μs	31.0 μs	124.1 μs	496.5 μs	62.1 µs	248.2 μs	993.0 μs
	00 (f _{FPH})	001 (fc/2)	31.0 μs	124.1 μs	496.5 μs	62.1 μs	248.2 μs /	993.0/µs/	\124.1 μs	496.5 μs	1986 μs
		010 (fc/4)	32.1 μs	248.2 μs	993.0 μs	124.1 μs	496.5 μs	1986 μs	,248.2 μs	993.0 μs	3972 μs
0 (fc)		011 (fc/8)	124.1 μs	496.5 μs	1986 μs	248.2 μs	993.0 μs	3972 μs	496.5 μs	1986 μs	7944 μs
		100 (fc/16)	248.2 μs	993.0 μs	3972 μs	496.5 μs	1986 μs	7944 μs	993 μs	3972 μs	15888 μs
	10 (fc/16 clock)	XXX	248.2 μs	993.0 μs	3972 μs	496.5 µs	1986 μs	7944 μs	993 μs	3972 μs	15888 μs

XXX: Don't care

(5) Settings for each mode

Table 3.7.4 shows the SFR settings for each mode.

Table 3.7.4 Timer Mode Setting Registers

			3		1
Register Name		TA011	MOD		TA1FFCR
<bit symbol=""></bit>	<ta01m1:0></ta01m1:0>	<pwm01:00></pwm01:00>	<ta1clk1:0></ta1clk1:0>	<taøclk1)0></taøclk1)0>	TA1FFIS
Function	Timer Mode	PWM Cycle	Upper Timer Input Clock	Lower Timer Input Clock	Timer F/F Invert Signal Select
8-bit timer × 2 channels	00		Lower timer match φT1, φT16, φT256 (00, Q1, 10, 11)	External clock \$\phi T1, \$\phi T4, \$\phi T16\$ (00, 01, 10, 11)	0: Lower timer output 1: Upper timer output
16-bit timer mode	01) -		External clock φT1, φT4, φT16 (00, 01, 10, 11)	_
8-bit PPG × 1 channel	10	- (7)	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	External clock φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit PWM × 1 channel	11	2 ⁶ , 2 ⁷ , 2 ⁸ (01, 10, 11)	-	External clock φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit Timer ×1 channel	11		φT1, φT16, φT256 (01, 10, 11)	-	Output disabled

-: Don't care

3.8 External Memory Extension Function (MMU)

This is MMU function which can expand program/data area to $106 \ \mathrm{Mbytes}$ by having $4 \ \mathrm{local}$ areas.

Address pins to external memory are 2 extended address bus pins (EA24, EA25) and 8 extended chip select pins ($\overline{\text{CS2A}}$ to $\overline{\text{CS2E}}$) in addition to 24 address bus pins (A0 to A23) which are common specification of TLCS-900 family and 4 chip select pins ($\overline{\text{CS0}}$ to $\overline{\text{CS3}}$) output from CS/WAIT controller.

The feature and the recommendation setting method of two types are shown below. In addition, AH in the table is the value which number address 23 to 16 displayed as hex.

Purpose Item		(A): For Standard Extended Memory	(B): For Many Pieces Extended Memory	
	Maximum memory size	2 Mbytes: COMMON2 + 14 Mbyt	tes: bank (16 Mbytes × 1 pcs)	
Program ROM	Used local area, BANK number	LOCAL2 (AH = CO - DF: 2 Mbyte	es × 7 BANK)	
Program ROW	Setting CS/WAIT	Setup AH = C0 - FF to CS2	Setup AH = 80 – FF to CS2	
	Used CS pin	CS2	C\$2A	
	Maximum memory size	64 Mbytes (64 Mbytes × 1 pcs)	64 Mbytes (16 Mbytes × 4 pcs)	
	Used local area, BANK number	LOCAL3 (AH = 80 - BF:	LQCAL3 (AH = 80 - BF:	
Data ROM		4 Mbytes × 16 BANK)	4 Mbytes × 16 BANK)	
	Setting CS/WAIT	Setup AH = 80 - BF to CS3	Setup AH = 80 - FF to CS2	
	Used CS pins	CS3, EA24, EA25	CS2B, CS2C, CS2D, CS2E	
	Maximum memory size	2 Mbytes COMMON1 + 14 Mbytes : bank (16 Mbytes × 1 pcs)		
Option program ROM	Used local area, BANK number	LOCAL1 (AH = 40 – 5F: 2 Mbytes × 7 BANK)		
Option program ROM	Setting CS/WAIT)	Setup AH = 40 - 7F to CS1		
	Used CS pin	CS1		
	Maximum memory size	1 Mbyte : COMMON0 + 7 Mbyte:	s: bank (8 Mbytes x 1 pcs)	
Data RAM	Used local area, BANK number	LOCALO (AH = 10 - 1F: 1 Mbyte × 7 BANK)		
Data KAW	Setting CS/WAIT	Setup AH = 00 - 3F to CS0	Setup AH = 00 - 1F to CS3	
	Used CS pin	CS0	CS3	
	Maximum memory size	COMMON0a	2 Mbytes (2 Mbytes × 1 pcs)	
Extended memory 1	Used local area, BANK number	Overlapped data RAM	None	
Extended memory i	Setting CS/WAIT	Setup AH = 00 – 3F to CS0	Setup AH = 20 – 3F to CS0	
	Used CS pin	CS0	CS0	
	V	16M + 64M + 16M + 8M = 104	16M + (16M + 16M + 16M +	
Total me	mory size	Mbytes	16M) + 16M + 8M + 2M = 106	
			Mbytes	

3.8.1 Recommendable Memory Map

The recommendation logic address memory map at the time of varieties extension memory correspondence is shown in Figure 3.8.1. And, a physical-address map is shown in Figure 3.8.2.

However, when memory area is less than 16 Mbytes and is not expanded, please refer to section of CS/WAIT controller. Setting of register in MMU is not necessary.

Since it is being fixed, the address of a local area cannot be changed.





Figure 3.8.1 Logical Address Map




3.8.2 Control Registers

Setup bank value and bank use in bank setting register of each local area of LOCAL register in common area. Moreover, in that case, a combination pin is set up and mapping is simultaneously setup by the CS/WAIT controller. When CPU outputs logical address of the local area, MMU outputs physical address to the outside address bus pin according to value of bank setting register. Access of external memory becomes possible therefore.

				LOCA	AL0 Regist	er <		75	
		7	6	5	4	3	2		0
LOCAL0	Bit symbol	L0E					LQEA22	L0EA21	L0EA20
(0350H)	Read/Write	R/W						R/W	
	After reset	0				\mathcal{A}	/ 0	0	0
	Function	BANK for					Setting BAI	NK number to	LOCALO
		LOCAL0					\supset	12	
		0: Disable				("aaau ()	. (.C.)	
		1: Enable						ig is prohibite nd COMMON	
							it preter	IG COMINION	Lualea
		_	_		L1 Regist	_	((
		7	6	5	4	√ 3	2	\\ _\\	0
LOCAL1 (0351H)	Bit symbol	L1E		\longrightarrow			L1EA23	L1EA22	L1EA21
(033111)	Read/Write	R/W		\sim	T T	\rightarrow	$\overline{}$)) R/W	_
	After reset	0		4	///	\nearrow	0 0	0	0
	Function	BANK for LOCAL1			>		Setting BAI	NK number fo	or LOCAL1
		0: Disable	(~		"001" settin	ng is prohibite	ed hecause
		1: Enable					~ /	nd COMMON	
				∫ LOCA	L2 Regist	er			_
		7	6	<u>/</u> 5	4	3	2	1	0
LOCAL2	Bit symbol	L2E	744			7/	L2EA23	L2EA22	L2EA21
(0352H)	Read/Write	RW				7		R/W	
	After reset/	(o) <u>L</u>					0	0	0
	Function	BANK for					Setting BAI	NK number f	or LOCAL2
		LOCAL2	_						
		0: Disable						g is prohibite	
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	1: Enable			>		it preter	nd COMMON	0 area
		\mathcal{I}	\wedge	LOCA	L3 Regist	er			
		7	6/	5	4	3	2	1	0
LOCAL3	Bit symbol	L3E			L3EA26	L3EA25	L3EA24	L3EA23	L3EA22
(0353H)	Read/Write	R/W>		*	R/W	R/W	R/W	R/W	R/W
	After reset	0			0	0	0	0	0
	Function	BANK for			01000 to 01		01100 to	01111: CS2E	
	>	LOCAL3			00000 to 00 00100 to 00				
·	~	0: Disable 1: Enable	~		100100 10 00	1111. 6526	10000 +0	11111: 80+ -	robibition
		i. Eliable					10000 10	11111: Set p	ווטוווטוו

Note: In case of this TMP91C824, because most upper address bit of physical address is EA25, most upper address bit of BANK register is meaningless. 4 bits of upper 5-bit address means 16 BANKs.



At Figure 3.8.3, it shows example of connection TMP91C824 and some memories: Program ROM: MROM, 16 Mbytes, data ROM: MROM, 64 Mbytes, data RAM: SRAM, 8 Mbytes, 8-bit bus, option ROM: Flash, 16 Mbytes.

In case of 16-bit bus memory connection, it need to shift 1-bit address bus from TMP91C824 and 8-bit bus case, direct connection address bus from TMP91C824.

In that figure, logical address and physical address are shown. And each memory allot each chip select signal, RAM: $\overline{\text{CSO}}$, $\overline{\text{FLASH}}$ ROM: $\overline{\text{CS1}}$, program MROM: $\overline{\text{CS2}}$, data MROM: $\overline{\text{CS3}}$. In case of this example, as data MROM is 64 Mbytes, this MROM connect to EA24 and EA25.

Initial condition after reset, because TMP91C824 access from CS2 area, CS2 area allot to program ROM. It can set free setting except program ROM.




Figure 3:8.4 BANK Operation S/W Example 1

Secondly, it shows example of initial setting at Figure 3.8.4.

Because $\overline{\text{CS0}}$ connect to RAM: 8-bit bus, 8 Mbytes, it need to set 8-bit bus. At this example, it set 1-wait-setting. In the same way $\overline{\text{CS1}}$ set to 16-bit bus and 2 waits, $\overline{\text{CS2}}$ set 16-bit bus and 3 waits.

By CS/WAIT controller, each chip selection signal's memory size, don't set actual connect memory size, need to set that logical address size: fitting to each local area. Actual physical address is set by each area's BANK register setting.

CSX setting of CS/WAIT controller is except above CS0 to CS3's setting. This program example isn't used CSX setting.

Finally pin condition is set. Port 60 to 65 set to $\overline{\text{CS0}}$, $\overline{\text{CS1}}$, $\overline{\text{CS2}}$, $\overline{\text{CS3}}$, EA24, EA25.

```
BANK Operation
 ;**** <del>CS2</del> ****
 ORG 000000H
                             ; Program ROM: Start address at BANKO of LOCAL2
       200000H
                             ; Program ROM: Start address at BANK1 of LOCAL2
      400000H
                             ; Program ROM: Start address at BANK2 of LOCAL2
■ ORG
 ORG
       600000H
                             ; Program ROM: Start address at BANK3 of DQCAL2
 ORG
       800000H
                             ; Program ROM: Start address at BANK4 of LOCAL2
 ORG
       a00000H
                             ; Program ROM: Start address at BANK5 of LOCAL2
 ORG
       c00000H
                             ; Program ROM: Start address at BANK6 of LOCAL2
                             ; Program ROM: Start address at BANK7 (= COMMON2) of LOCAL2
ORG E00000H
                             ; Logical address E00000H to FFFFFFH
                             ; Physical address 0E00000H to 0FFFFFRH
       LD
             (LOCAL3).85H
                             ; LOCAL3 BANK5 set 14xxxxH
       LDW
             HL,(800000H) -
                             ; Load data (5555H) form BANK5
                                               (140000H: Physical address) of LOCAL3 (CS3)
       LD
             (LOCAL3),88H
                             ; LOCAL3 BANK8 set 20xxxxH
       LDW BC,(800000H)
                             ; Load data (AAAAH) form BANK8
                                               (200000H: Physical address) of LOCAL3 (CS3)
 ORG FFFFFFH
                             ; Program ROM: End address at BANK7 (= COMMON2) of LOCAL2
  ***** <del>CS3</del> ****
                             ; Data ROM: Start address at BANKO of LOCAL3
       0000000H
                             Data ROM: Start address at BANK1 of LOCAL3
 ORG
       0400000H
 ORG
       0800000H
                             ; Data ROM: Start address at BANK2 of LOCAL3
 ORG
       0C00000H
                             Data ROM: Start address at BANK3 of LOCAL3
ORG
                             ; Data ROM: Start address at BANK4 of LOCAL3
       1000000H
       1400000H
                             ; Data ROM; Start address at BANK5 of LOCAL3
 ORG
       dw
             5555H ◆
                              Data ROM: Start address at BANK6 of LOCAL3
 ORG 1800000H
                             ; Data ROM: Start address at BANK7 of LOCAL3
 ORG 1C00000H
                             Data ROM: Start address at BANK8 of LOCAL3
 ORG 2000000H
       dw
             AAAAH-
                             ; Data ROM: Start address at BANK9 of LOCAL3
 ORG 2400000H
                             ; Data ROM: Start address at BANK10 of LOCAL3
 ORG
       2800000H
 ORG
       2C00000H
                             Data ROM: Start address at BANK11 of LOCAL3
 ORG
       3000000H
                             ; Data ROM: Start address at BANK12 of LOCAL3
                             ; Data ROM: Start address at BANK13 of LOCAL3
 ORG
       3400000H
ORG
       3800000H
                             ; Data ROM: Start address at BANK14 of LOCAL3
       3C00000H
                             ; Data ROM: Start address at BANK15 of LOCAL3
ORG
       3FFFFFFH
                              Data ROM: End address at BANK15 of LOCAL3
 ORG
```

Figure 3.8.5 BANK Operation S/W Example 2

Here shows example of data access between one BANK and other BANK. Figure 3.8.5 is one software example. A dot line square area shows one memory and each dot line square shows $\overline{\text{CS2}}$'s program ROM and $\overline{\text{CS3}}$'s data ROM. Program start from E00000H address, firstly, write to BANK register of LOCAL3 area upper 5-bit address of access point.

In case of this TMP91C824, because most upper address bit of physical address is EA25, most upper address bit of BANK register is meaningless. 4 bits of upper 5-bit address means 16 BANKs. After setting BANK5, accessing 800000H to BFFFFFH address: Logical LOCAL3 address, actually access to physical 1400000H to 1700000H address.

```
BANK Operation
 ;***** <del>CS2</del> *****
 ORG 000000H
                              ; Program ROM: Start address at BANKO of LOCAL2
 ORG 200000H
                              ; Program ROM: Start address at BANK1 of LOCAL2 <
       NOP
                              ; Operation at BANK1of LOCAL2
       JP E00100H
                              ; Jump to BANK7 (= COMMON2) of LOCAL2,
                              ; Program ROM: Start address at BANK2 of LOCAL2
 ORG 400000H
 ORG
       600000H
                              ; Program ROM: Start address at BANK3 of LOCAL2/
                              ; Operation at BANK3 of LOCAL2
       NOP
                              ; Jump to BANK7 (= COMMON2) of LOCAL2
       JP E00200H
 ORG 800000H
                              ; Program ROM: Start address at BANK4 of LOCAL2
 ORG a00000H
                              ; Program ROM: Start address at BANK5 of LOCAL2
 ORG c00000H
                              ; Program ROM: Start address at BANK6 of LOCAL2
 !!!! Program Start !!!!
 ORG E00000H
                              ; Program ROM: Start address at BANK7 (= COMMON2) of LOCAL2
                              ; Logical address E00000H(to FFFFFH
                              ; Physical address 0E00000H to OFFFFFFH
       LD
              (LOCAL2),81H
                              ; LOCAL2 BANK1 set 20xxxxH
       JP
              C00000H
                              Jump to BANK1 (200000H: Physical address) of LOCAL2
 ORG E00100H
                             ; LOCAL2 BANK3 set 60xxxxH
       LD
              (LOCAL2),83H
       JP
              C00000H
                              ; Jump to BANK3 (600000H: Physical address) of LOCAL2
 ORG E00200H
                             ; LOCAL1 BANK4 set 80xxxxH
       LD
              (LOCAL1),84H
                              ; Jump to BANK4 (800000H: Physical address) of LOCAL1
       _{\rm JP}
              400000H
                              ; Program ROM: End address at BANK7 (= COMMON2) of LOCAL2
 ORG FFFFFFH
  ***** <del>CS1</del> ****
 ORG 000000H
                              Program ROM: Start address at BANKO of LOCAL1
                              ; Program ROM: Start address at BANK1 of LOCAL1
 ORG
       200000H
                              Program ROM: Start address at BANK2 of LOCAL1
 ORG 400000H
 ORG
       600000H
                              ; Program ROM: Start address at BANK3 (= COMMON1) of LOCAL1 <
              (LOCAL1).87H
                              ; LOCAL1 BANK7 set E0xxxxH
       LD
       _{\rm JP}
              400000H
                              ; Jump to BANK7 (E00000H: Physical address) of LOCAL1-
                              ; Program ROM: Start address at BANK4 of LOCAL1 <
 ORG 800000H
       NOP
                              ; Operation at BANK4 of LOCAL1
       JP 600000H
                              ; Jump to BANK3 (= COMMON1) of LOCAL1
 ORG a00000H
                              ; Program ROM: Start address at BANK5 of LOCAL1
 ORG c00000H
                              Program ROM: Start address at BANK6 of LOCAL1
      E00000H
                              Frogram ROM: Start address at BANK7 of LOCAL1
 ORG.
              (LOCAL1).80H
                             S LOCAL1 BANK0 set 00xxxxH
       D
              400000H
                              Jump to BANKO (000000H: Physical address) of LOCAL1
                  It's prohibit to set other BANK setting in except common area
                                    Program run away
 ORG FFFFFFH
                              ; Program ROM: End address at BANK7 of LOCAL1
```

Figure 3.8.6 BANK Operation S/W Example 3

At Figure 3.8.6, it shows example of program jump.


In the same way with before example, two dot line squares show each $\overline{\text{CS2}}$'s program ROM and $\overline{\text{CS1}}$'s option ROM. Program start from E00000H common address, firstly, write to BANK register of LOCAL2 area upper 3-bit address of jumping point.

After setting BANK1, jumping C00000H to DFFFFFH address: Logical LOCAL2 address, actually jump to physical 2000000H to 3FFFFFH address. When return to common area, it can only jump to E00000H to FFFFFFH without writing to BANK register of LOCAL2 area.

By a way of setting of BANK register, the setting that BANK address and common address conflict with is possible. When two kinds or more logical addresses to show common area exist, management of BANK is confused. We recommend not using The BANK setting, BANK address and common address conflict with.

When it jumps to one memory from other different memory, it can set same as the last time setting. It needs to write to BANK register of local1 area upper 3-bit address of jumping point. After setting BANK4, jumping 400000H to 5FFFFFH address: Logical LOCAL1 address, actually jump to physical 8000000H to 9FFFFFH address.

It is a mark paid attention to here, it needs to go by way of common area by all means when moves from a bank to a bank. In other words, it must write to BANK register only in common area and It is prohibit writing the BANK register in BANK area. If it modify the BANK register's data in BANK area, program run-away.



3.9 Serial Channels

TMP91C824 includes 2 serial I/O channels. For both channels either UART mode (Asynchronous transmission) or I/O interface mode (Synchronous transmission) can be selected.

UART mode
 Mode 1: 7-bit data
 Mode 2: 8-bit data
 Mode 3: 9-bit data

In mode 1 and mode 2, a parity bit can be added. Mode 3 has a wakeup function for making the master controller start slave controllers via a serial link (A multi-controller system).

Figure 3.9.2, Figure 3.9.3 are block diagrams for each channel.

Serial channels 0 and 1 can be used independently.


Both channels operate in the same fashion except for the following points; hence only the operation of channel 0 is explained below.

Table 3.9.1 Differences between Channels 0 to 1

	Channel 0	Channel 1
Pin Name	TXD0 (PC0) RXD0 (PC1) CTS0 /SCLK0 (PC2)	TXD1 (PC3) RXD1 (PC4) CT\$1/SCLK1 (PC5)
IrDA Mode	Yes	No


This chapter contains the following sections:


- 3.9.1 Block Diagrams
- 3.9.2 Operation of Each Circuit
- 3.9.3 SFRs/
- 3.9.4 Operation in Each Mode
- 3.9.5 / Support for IrDA



3.9.1 Block Diagrams

Figure 3.9.2 is a block diagram representing serial channel 0.





3.9.2 Operation of Each Circuit

(1) Prescaler

There is a 6-bit prescaler for generating a clock to SIO0. The clock selected using SYSCR<PRCK1:0> is divided by 4 and input to the prescaler as ϕ T0. The prescaler can be run by selecting the baud rate generator as the serial transfer clock.

Table 3.9.2 shows prescaler clock resolution into the baud rate generator.

Table 3.9.2 Prescaler Clock Resolution to Baud Rate General

Select System	Select Prescaler	0 1/1	Prescaler Output	Clock Resolution
Clock SYSCR1	Clock SYSCR0	Gear Value SYSCR1 <gear2:0></gear2:0>	170	LT0 LT00
<sysck></sysck>	<prck1:0></prck1:0>	OTOOKT CEARCE.02	♦ T0 ♦ T2	φТ8 фТ32
1 (fs)		XXX	2 ² /fs 2 ⁴ /fs	2 ⁶ /fs 2 ⁸ /fs
		000 (fc)	2 ² /fc 2 ⁴ /fc	2 ⁶ /fc 2 ⁸ /fc
	00	001 (fc/2)	2 ³ √fc 2 ⁵ /fc	2 ⁷ /fc 2 ⁹ /fc
	(f _{FPH})	010 (fc/4)	2 ⁴ /fc 2 ⁶ /fe	28/fc / 210/fc
0 (fc)		011 (fc/8)	2 ⁵ /fc 2 ⁷ /fc	2 ⁹ /fc 2 ¹ /fc
		100 (fc/16)	2 ⁶ /fc 2 ⁸ /fc	2 ¹⁰ /fc 2 ¹² /fc
	10 (fc/16 clock)	XXX	- 2 ⁸ /fc	2 ¹⁰ /fc 2 ¹² /fc

X: Don't care, -: Cannot be used

The baud rate generator selects between 4-clock inputs: $\phi T0$, $\phi T2$, $\phi T8$, and $\phi T32$ among the prescaler outputs.

(2) Baud rate generator

The baud rate generator is the circuit which generates transmission and receiving clocks which determine the transfer rate of the serial channels.

The input clock to the baud rate generator, $\phi T0$, $\phi T2$, $\phi T8$ or $\phi T32$, is generated by the 6-bit prescaler which is shared by the timers. One of these input clocks is selected using the BR0CK<BR0CK1:0> field in the baud rate generator control register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or N + (16 - K)/16 to 16 values, determining the transfer rate.

The transfer rate is determined by the settings of BROCR BROADDE, BROS3:0> and BROADD<BROK3:0>.

- In UART mode
- (1) When BR0CR < BR0ADDE > = 0

The settings BR0ADD<BR0K3:0> are ignored. The baud rate generator divides the selected prescaler clock by N, which is set in BR0CK<BR0S3:0> (N = 1, 2, 3 ... 16)

(2) When BR0CR < BR0ADDE > = 1

The N + (16 - K)/16 division function is enabled. The band rate generator divides the selected prescaler clock by N + (16 - K)/16 using the value of N set in BR0CR<BR0S3:0> (N = 2, 3 ... 15) and the value of K set in BR0ADD<BR0K3:0> (K = 1, 2, 3 ... 15)

Note: If N = 1 or N = 16, the N + (16 - K)/16 division function is disabled. Set BR0CR<BR0ADDE> to 0.

• In I/O interface mode

The N + (16 − K)/16 division function is not available in I/O interface mode. Set BR0CR<BR0ADDE> to 0 before dividing by N.

The method for calculating the transfer rate when the baud rate generator is used is explained below.

◆ In UART mode

Baud rate = Input clock of baud rate generator
Frequency divider for baud rate generator ÷ 16

• In I/O interface mode

Baud rate = $\frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator}} \div 2$

TOSHIBA

• Integer divider (N divider)

For example, when the source clock frequency (fc) = 12.288 MHz, the input clock frequency = ϕ T2 (fc/16), the frequency divider N (BR0CR<BR0S3:0>) = 5, and BR0CR<BR0ADDE> = 0, the baud rate in UART mode is as follows:

* Clock state

System clock: High frequency (fc)

Clock gear: 1 (fc)

Prescaler clock: System clock

Baud rate =
$$\frac{\text{fc/16}}{5} \div 16$$

= $12.288 \times 10^6 \div 16 \div 5 \div 16 = 9600 \text{ (bps)}$

Note: The N + (16 - K)/16 division function is disabled and setting BR0ADD<BR0K3:0> is invalid.

• N + (16 - K)/16 divider (UART mode only)

Accordingly, when the source clock frequency (fc) = 4.8 MHz, the input clock frequency = ϕ T0, the frequency divider N (BR0CR<BR0S3:0>) = 7, K (BR0ADD<BR0K3:0>) = 3, and BR0CR <BR0ADDE> = 1, the band rate in UART mode is as follows:

* Clock state

System clock: High frequency (fc)

Clock gear: 1 (fc)

Baud rate = $\frac{\text{fc/4}}{7 + (16 - 3)/16} \div 16$

$$= 4.8 \times 10^6 \div 4 \div (7 + 13/16) \div 16 = 9600 \text{ (bps)}$$

Table 3.9.3 show examples of UART mode transfer rates.

Additionally, the external clock input is available in the serial clock (Serial channels 0, 1). The method for calculating the baud rate is explained below:

• In UART mode

Baud rate = External clock input frequency ÷ 16

It is necessary to satisfy (External clock input cycle) ≥ 4/fc

✓ In I/O interface mode

Baud rate = External clock input frequency

It is necessary to satisfy (External clock input cycle) ≥ 16/fc

TMP91C824

Table 3.9.3 Transfer Rate Selection

(when baud rate generator Is used and BR0CR<BR0ADDE> = 0)

Unit (kbps)

				Unit (kbps)
Input Clock Frequency Divider	φТО	φТ2	ф Т8	фТ32
(Set to BRTCR <brt53:0>)</brt53:0>				Y
2				1.200
		_	// ()	0.600
8	19.200	////		0.300
0	9.600		0.600	0.150
5	38.400	9.600	2.400	0.600
А	19.200	4.800	1.200	0.300
2	115.200	28.800	7.200	1.800
3	76.800	19.200	4.800	1.200
6	38.400	9,600	2.400 🔿	0.600
С	19.200 /	4.800	1.200	0.300
1	307.200/) 76.800	19.200	4,800
2	153.600	38.400	9.600	2.400
4	76.800	19.200	4.800	1.200
8	38.400	9.600	2.400	0.600
10	19.200	4.800	1.200	0.300
3	115.200	28.800	7.200	1.800
1	384.000	96.000//	24.000	6.000
2	192.000	48.000	12.000	3.000
4	96.000/	24.000	6.000	1.500
5	76.800	19.200	4.800	1.200
8(()	48.000	12.000	3.000	0.750
A	38.400	9.600	2.400	0.600
(10 \	24:000	6.000	1.500	0.375
(B))	38.400	9.600	2.400	0.600
1	460,800	115.200	28.800	7.200
(7/\sqrt{3}	153.600	38.400	9.600	2.400
14	115.200	28.800	7.200	1.800
6	76.800	19.200	4.800	1.200
9	51.200	12.800	3.200	0.800
C	38.400	9.600	2.400	0.600
F	30.720	7.680	1.920	0.480
10	28.800	7.200	1.800	0.450
D	38.400	9.600	2.400	0.600
	Frequency Divider (set to BR1CR <br1s3:0>) 2 4 8 0 5 A 2 3 6 C 1 2 4 8 10 3 1 2 4 5 8 A 7 10 B A 7 10 B 7 10 C F 10</br1s3:0>	Frequency Divider (set to BR1CR <br1s3:0>) 2</br1s3:0>	Frequency Divider (set to BR1CR <br1s3:0>) 2</br1s3:0>	Frequency Divider (set to BR1CR (set to BR0CR (set to BR0C

Note 1: Transfer rates in I/O interface mode are eight times faster than the values given above.

Note 2: The values in this table are calculated for when fc is selected as the system clock, the clock gear is set for fc/1 and the system clock is the prescaler clock input f_{FPH}.

Timer out clock (TA0TRG) can be used for source clock of UART mode only.

Calculation method the frequency of TA0TRG

Frequency of TA0TRG = Baud rate \times 16

Note 1:The TMRA0 match detects signal cannot be used as the transfer clock in I/O interface mode.

(3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

• In I/O interface mode

In SCLK output mode with the setting SCOCR<IOC> = 0, the basic clock is generated by dividing the output of the baud rate generator by 2, as described previously.

In SCLK input mode with the setting SCOCR<IOC> = 1, the rising edge or falling edge will be detected according to the setting of the SCOCR<SCLKS> register to generate the basic clock.

• In UART mode

The SC0MOD0<SC1:0> setting determines whether the baud rate generator clock, the internal system clock fsys, the match detect signal from timer TMRA0 or the external clock (SCLK0) is used to generate the basic clock SIOCLK.

(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART mode which counts up the pulses of the SIOCLK clock. It takes 16-SIOCLK pulses to receive 1 bit of data; each data bit is sampled three times—on the 7th, 8th and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

For example, if the data bit is sampled respectively as 1, 0 and 1 on 7th, 8th and 9th clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0 and 1 is taken to be 0.

(5) Receiving control

• In I/O interface mode

In SCLK output mode with the setting SCOCR<IOC> = 0, the RXD0 signal is sampled on the rising edge or falling edge of the shift clock which is output on the SCLK0 pin, according to the SCOCR<SCLKS> setting.

In SCLK input mode with the setting SCOCR<IOC> = 1, the RXDO signal is sampled on the rising or falling edge of the SCLKO input, according to the SCOCR<SCLKS> setting.

In UART mode

The receiving control block has circuit which detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are 0, the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits that are received are also determined using the majority rule.

(6) The receiving buffers

To prevent overrun errors, the receiving buffers are arranged in a double-buffer structure.

Received data is stored one bit at a time in receiving buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in receiving buffer 1, the stored data is transferred to receiving buffer 2 (SC0BUF); this cause an INTRX0 interrupt to be generated. The CPU only reads receiving buffer 2 (SC0BUF). Even before the CPU reads receiving buffer 2 (SC0BUF), the received data can be stored in receiving buffer 1. However, unless receiving buffer 2 (SC0BUF) is read before all bits of the next data are received by receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2 and SC0CR<RB8> will be preserved.

SCOCR<RB8> is used to store either the parity bit—added in 8-bit UART mode – or the most significant bit (MSB) – in 9-bit UART mode.

In 9-bit UART mode the wakeup function for the slave controller is enabled by setting SC0MOD0<WU> to 1; in this mode INTRX0 interrupts occur only when the value of SC0CR<RB8> is 1.

(7) Transmission counter

The transmission counter is a 4-bit binary counter which is used in UART mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.




Figure 3.9.4 Generation of the Transmission Clock

(8) Transmission controller

In I/O interface mode

In SCLK output mode with the setting SC0CR<IOC> = 0, the data in the transmission buffer is output one bit at a time to the TXD0 pin on the rising edge or falling edge of the shift clock which is output on the SCLK0 pin, according to the SC0CR<SCLKS> setting.

In SCLK input mode with the setting SCOCR<IOC> = 1, the data in the transmission buffer is output one bit at a time on the TXDO pin on the rising or falling edge of the SCLKO input, according to the SCOCR<SCLKS> setting.

In UART mode


When transmission data sent from the CPU is written to the transmission buffer, transmission starts on the rising edge of the next TXDCLK.

Handshake function

Use of $\overline{\text{CTS}}$ pin allows data can be sent in units of one frame; thus, overrun errors can be avoided. The handshake functions is enabled or disabled by the SCOMOD<CTSE> setting.

When the CTSO pin goes high on completion of the current data send, data transmission is halted until the CTSO pin goes low again. However, the INTTXO interrupt is generated, it requests the next data send to the CPU. The next data is written in the transmission buffer and data sending is halted.

Though there is no RTS pin, a handshake function can be easily configured by setting any port assigned to be the \overline{RTS} function. The \overline{RTS} should be output high to request send data halt after data receive is completed by software in the \overline{RXD} interrupt routine.



Note 1: If the CTS signal goes high during transmission, no more data will be sent after completion of the current transmission.

Note 2:Transmission starts on the first falling edge of the TXDCLK clock after the CTS signal has fallen.

Figure 3.9.6 CTS (Clear to send) Timing

(9) Transmission buffer

The transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU form the least significant bit (LSB) in order. When all the bits are shifted out, the transmission buffer becomes empty and generates an INTTX0 interrupt.

(10) Parity control circuit

When SCOCR<PE> in the serial channel control register is set to 1, it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART mode or 8-bit UART mode. The SCOCR<EVEN field in the serial channel control register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the transmission buffer SC0BUF. The data is transmitted after the parity bit has been stored in SC0BUF<TB7> in 7-bit UART mode or in SC0MODO<TB8> in 8-bit UART mode. SC0CR<PE> and SC0CR<EVEN> must be set before the transmission data is written to the transmission buffer.

In the case of receiving, data is shifted into receiving buffer 1, and the parity is added after the data has been transferred to receiving buffer 2 (SCOBUF), and then compared with SCOBUF</ri>
RB7> in 7-bit UART mode or with SCOCR
RB8> in 8-bit UART mode. If they are not equal, a parity error is generated and the SCOCR
PERR> flag is set.

(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error <OERR>

If all the bits of the next data item have been received in receiving buffer 1 while valid data still remains stored in receiving buffer 2 (SC0BUF), an overrun error is generated.

The below is a recommended flow when the overrun error is generated.

(INTRX interrupt routine)

- 1) Read receiving buffer
- 2) Read error flag
- 3) If $\langle OERR \rangle = 1$

then

- a) Set to disable receiving (Write 0 to SC0MOD0<RXE>)
- b) Wait to terminate current frame
- c) Read receiving buffer
- d) Read error flag
- (e) Set to enable receiving (Write 1 to SC0MOD0<RXE>)
- f) Request to transmit again

4) Other

2. Parity error <PERR>

The parity generated for the data shifted into receiving buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a parity error is generated.

3. Framing error <FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0, a Framing error is generated.

(12) Timing generation

a. In UART mode

Receiving

Mode	9 Bits (Note)	8 Bits + Parity (Note)	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit
Framing error timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error timing	-	Center of last bit (Parity bit)	Center of stop bit
Overrun error timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit

Note: In 9-Bit and 8-Bit+Parity mode, interrupts coincide with the ninth bit pulse. Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred) to allow checking for a framing error.

Transmitting

Mode	9 Bits	8 Bits + Parity	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt timing	Just before stop	Just before stop bit is	Just before stop bit is transmitted
	bit is transmitted	transmitted	


b. I/O interface

	/ \	
Transmission	SCLK output mode	Immediately after the last bit. (See Figure 3.9.19.)
interrupt	SCLK input mode	Immediately after rise of last SCLK signal rising mode, or
timing		immediately after fall in falling mode. (See Figure 3.9.20.)
Receiving	SCLK output mode	Timing used to transfer received to data receive buffer 2 (SC0BUF)
interrupt		(e.g., immediately after last SCLK). (See Figure 3.9.21.)
timing	SCLK input mode	Timing used to transfer received data to receive buffer 2 (SC0BUF)
		(e.g., immediately after last SCLK). (See Figure 3.9.22.)

3.9.3 SFRs


6 5 4 3 2 0 SC0MOD0 Bit symbol TB8 **CTSE RXE** WU SM₁ SM₀ SC₁ SC₀ (0202H) Read/Write R/W After reset 0 0 0 0 0 0 0 0 Transfer Serial transmission clock **Function** Handshake Receive Wakeup Serial transmission data bit8 (UART) 0: CTS function mode function 00: TMRA0 trigger 00: I/O interface mode 0: Disable disable 0: Receive 01: 7-bit/UART mode 01: Baud rate 1: CTS disable 1: Enable 10: 8-bit UART mode 1: Receive generator enable 11: 9-bit UART mode enable 10: Internal clock f_{SYS} 11: External clcok (SCLK0 input) Serial transmission clock source (UART) 00 Timer TMRA0 match detect signal 01 Baud rate generator 10 Internal clock fsys 11 External clock (SCLK0 input) Note: The clock/selection for the I/O interface mode is controlled by the serial control register (SC0CR). Serial transmission mode 00 NO Interface mode 01 7-bit mode /UART mode 10/ 8-bit mode 11 9-bit mode Wakeup function 9-bit UART Other modes Interrupt generated when data is received Don't care Interrupt generated only when RB8 = 1 Receiving function 0 Receive disabled Receive enabled Handshake function (TTS pin) Disabled (Always transferable) 1 Enabled Transmission data bit8 Figure 3.9.7 Serial Mode Control Register (SIO0, SC0MOD0)

7 6 5 4 3 2 1 0 SC1MOD0 Bit symbol TB8 CTSE RXE WU SM1 SM0 SC1 SC0 (020AH) Read/Write R/W After reset 0 0 0 0 0 0 0 0 Function Transfer Handshake Receive Wakeup Serial transmission Serial transmission data bit8 0: CTS clock (UART) function function 00: TMRA0 trigger disable 0: Receive 0: Disable 00: I/O interface mode 1: CTS 01: Baud rate disable 1: Enable 01: 7-bit UART mode enable 1: Receive 10: 8-bit WART mode generator 10: Internal clock f_{SYS} enable 11: 9-bit UART mode 11: External clcok (SCLK1 input) Serial transmission clock source (for UART) 00 Timer TMRA0 match detect signal Baud rate generator 10 Internal clock tsys 11 External clock (SCLK1 input) Note: The clock selection for the I/O interface mode is controlled by the serial control register (SC1CR). Serial transmission mode 00 I/O Interface mode 01 7-bit mode VART mode 10 8-bit mode 41[°] 9-bit mode Wakeup function Other modes 9-bit UART Interrupt generated when 0 data is received Don't care Interrupt generated only when RB8 = 1 Receiving function Receive disabled Receive enabled Handshake function (TTS pin) 0 Disabled (Always transferable) Enabled Transmission data bit8 Figure 3.9.8 Serial Mode Control Register (SIO1, SC1MOD0)





Note: As all error flags are cleared after reading do not test only a single bit with a bit-testing instruction.





Note: As all error flags are cleared after reading do not test only a single bit with a bit-testing instruction.





Note1: Availability of +(16-K)/16 division function


\sim	}	UART Mode	I/O Mode
2 to 15		((0))	×
1, 16	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$\langle \hspace{0.1cm} \rangle$	×

The baud rate generator can be set "1" in UART mode and disable +(16-K)/16 division function.Don't use in I/O interface mode.

Note2: Set BR0CR <BR0ADDE> to 1 after setting K (K = 1 to 15) to BR0ADD

BR0K3:0> when +(16-K)/16 division function is used. Writes to unused bits in the BR0ADD register do not affext operation, and undefined data is read from these unused bits.

Figure 3.9.11 Baud Rate Generator Control (SIO0, BR0CR, BR0ADD)




Note1: Availability of +(16-K)/16 division function

N	UART Mode	I/O Mode
2 to 15		×
1, 16	×	×

The baud rate generator can be set "1" in UART mode and disable +(16-K)/16 division function.Don't use in I/O interface mode

Note2: Set BR1CR <BR1ADDE> to 1 after setting K (K = 1 to 15) to BR1ADD<BR1K3:0> when +(16-K)/16 division function is used. Writes to unused bits in the BR0ADD register do not affext operation, and undefined data is read from these unused bits.

Figure 3.9.12 Baud Rate Generator Control (SIO1, BR1CR, BR1ADD)



Note: Prohibit read modify write for SC0BUF.


Figure 3.9.13 Serial Transmission/Receiving Buffer Registers (SIO0, SC0BUF)

SC0MOD1 (0205H)

	7	6	5	4	3	<u></u>	1	0
Bit symbol	1280	FDPX0		7			$\frac{1}{\sqrt{2}}$	
Read/Write	R/W	R/W					7/1	
After reset	0	0		J.		\int		$\bigg/$
Function	IDLE2	Duplex))	\Diamond ($\bigcirc)\bigcirc$	\
	0: Stop	0: Half	/				70/))
	1: Run	1: Full	(

Figure 3.9.14 Serial Mode Control Register 1 (SIO0, SC0MOD1)





Note: Prohibit read modify write for SC1BUF.

Figure 3.9.15 Serial Transmission/Receiving Buffer Registers (SIO1, SC1BUF)

SC1MOD1 (020DH)

	7	6	5	4	3	<u></u>	1	0
Bit symbol	I2S1	FDPX1		7	7		$\frac{1}{\sqrt{2}}$	
Read/Write	R/W	R/W					7/1	
After reset	0	0		J.	/ /<	\int		$\bigg/$
Function	IDLE2	Duplex))	\Diamond ($\bigcirc)$	\
	0: Stop	0: Half	/				70/))
	1: Run	1: Full	(

Figure 3.9.16 Serial Mode Control Register 1 (SIO1, SC1(MOD1)



3.9.4 Operation in Each Mode

(1) Mode 0 (I/O interface mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.




Figure 3.9.17 SCLK Output Mode Connection Example




Figure 3.9.18 SCLK Input Mode Connection Example

a. Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes the data to the transmission buffer. When all data is output, INTESO<ITX0C> will be set to generate the INTTX0 interrupt.




Figure 3.9.19 Transmitting Operation in I/O Interface Mode (SCLKQ output mode)

In SCLK input mode, 8-bit data is output on the TXD0 pin when the SCLK0 input becomes active after the data has been written to the transmission buffer by the CPU.

When all data is output, INTESO<ITXOC> will be set to generate INTTX0 interrupt.





Figure 3.9.20 Transmitting Operation in 1/O Interface Mode (SCLK0 input mode)



b. Receiving

In SCLK output mode, the synchronous clock is outputted from SCLK0 pin and the data is shifted to receiving buffer 1. This starts when the receive interrupt flag INTESO<IRXOC> is cleared by reading the received data. When 8-bit data are received, the data will be transferred to receiving buffer 2 (SC0BUF according to the timing shown below) and INTESO<IRXOC will be set to generate INTRX0 interrupt.

The outputting for the first SCLK0 starts by setting SCOMODO<RXE> to 1.




Figure 3.9.21 Receiving Operation in 1/O Interface Mode (SCLKO output mode)

In SCLK input mode, the data is shifted to receiving buffer 1 when the SCLK input becomes active after the receive interrupt flag INTESO<IRX0C> is cleared by reading the received data. When 8 bit data is received, the data will be shifted to receiving buffer 2 (SC0BUF according to the timing shown below) and INTESO<IRX0C> will be set again to be generate INTRX0 interrupt.





Figure 3,9.22 Receiving Operation in I/O Interface Mode (SCLK0 input mode)

Note: The system must be put in the receive enable state (SCMOD0<RXE> = 1) before data can be received.

c. Transmission and receiving (Full duplex mode)

When the full duplex mode is used, set the level of Receive Interrupt to 0 and set enable the interrupt level (1 to 6) to the transfer interrupt. In the transfer interrupt program, The receiving operation should be done like the above example before setting the next transfer data.




(2) Mode 1 (7-bit UART mode)

7-bit UART mode is selected by setting serial channel mode register SC0MOD0<SM1:0> to 01.

In this mode, a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the serial channel control register SCOCR<PE> bit; whether even parity or odd parity will be used is determined by the SCOCR<EVEN> setting when SCOCR<PE> is set to 1 (Enabled).

Example: When transmitting data of the following format, the control registers should be set as described below. This explanation applies to channel 0.



(3) Mode 2 (8-bit UART mode)

8-bit UART mode is selected by setting SC0MOD0<SM1:0> to 10. In this mode, a parity bit can be added (use of a parity bit is enabled or disabled by the setting of SC0CR<PE>); whether even parity or odd parity will be used is determined by the SC0CR<EVEN> setting when SC0CR<PE> is set to 1 (Enabled).

Example: When receiving data of the following format, the control registers should be set as described below.



Transmission direction (Transmission rate: 9600 bps at fc = 12.288 MHz)



* Clock state

System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: System clock

Interrupt processing

Acc ← SC0CR AND 00011100
if Acc ≠ 0 then ERROR
Acc ← SC0BUF

X: Don't care, -: No change

Set PC1 to function as the RXD0 pin.

Enable receiving in 8-bit UART mode.

Add even parity.

Set the transfer rate to 9600 bps.

Enable the INTTX0 interrupt and set it to interrupt level 4.

Check for errors.

Read the received data.

(4) Mode 3 (9-bit UART mode)

9-bit UART mode is selected by setting SCOMODO<SM1:0> to 11 In this mode parity bit cannot be added.


In the case of transmission the MSB (9th bit) is written to SCOMODO<TB8>. In the case of receiving it is stored in SCOCR<RB8>. When the buffer is written and read, the MSB is read or written first, before the rest of the SCOBOF data.

Wakeup function

In 9-bit UART mode, the wakeup function for slave controllers is enabled by setting SC0MOD0

WU> to 1./The interrupt INTRX0 occurs only when

RB8> = 1.




Note: The TXD pin of each slave controller must be in Open-drain output mode.


Figure 3.9.23 Serial Link Using Wakeup Function

Protocol

- (1) Select 9-bit UART mode on the master and slave controllers.
- (2) Set the SC0MOD0<WU> bit on each slave controller to 1 to enable data receiving.
- (3) The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (Bit8) <TB8> is set to 1.




- (4) Each slave controller receives the above frame. Each controller checks the above select code against its own select code. The controller whose code matches clears its WU bit to 0.
- (5) The master controller transmits data to the specified slave controller whose SCOMOD<WU> bit is cleared to 0. The MSB (Bits) <TB8> is cleared to 0.




(6) The other slave controllers (whose <WU> bits remain at 1) ignore the received data because their MSBs (Bits or <RBs>) are set to 0, disabling INTRX0 interrupts.

The slave controller (WU bit = 0) can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.



> Example: To link two slave controllers serially with the master controller using the internal clock fsys as the transfer clock.



Since serial channels 0 and 1 operate in exactly the same way, channel 0 only is used for the purposes of this explanation.

Setting the master controller

Main

PCCR

PCFC $\leftarrow X X - X - - X \uparrow$ INTES0 - 1 0 0 - 1 0 1

SC0MOD0 ← 1 - 1 - 1 1 1 0

SC0BUF ← 0 0 0 0 0 0 0 1

INTTX0 interrupt

SC0MOD0 ← SC0BUF

Set PC0 and PC1 to function as the TXD0 and RXD0 pins respectively.

Enable the INTTX0 interrupt and set it to interrupt level 4. Enable the INTRX0 interrupt and set it to interrupt level 5. Set f_{SYS} as the transmission clock for 9-bit UART mode.

Set the select code for slave controller 1.

Set TB8 to 0.

Set data for transmission.

Setting the slave controller

Main

PCCR PÇFC PCODE INTES0

Set PC1 to RXD0 and PC0 to TXD0 (Open-drain output).

Enable INTRX0 and INTTX0.

Set <WU> to 1 in 9-bit UART transmission mode using fSYS as the transfer clock.

INTRX0 interrupt

\$C0MOD0 ←

Acc ← SCØBUF if Acc = select code

Then $SCOMODO \leftarrow --0 --- \text{Clear} < WU > to 0$.

3.9.5 Support for IrDA

SIO0 includes support for the IrDA 1.0 infrared data communication specification. Figure 3.9.24 shows the block diagram.




Figure 3.9.24 IrDA Block Diagram

(1) Modulation of the transmission data

When the transfer data is 0, the modem outputs 1 to TXD0 pin with either 3/16 or 1/16 times for width of baud rate. The pulse width is selected by the SIRCR<PLSEL>. When the transfer data is 1, the modem outputs 0.




Figure 3.9.25 Modulation Example of Transfer Data

(2) Modulation of the receive data

When the receive data has the effective high level pulse width (Software selectable), the modem outputs 0 to SIOO. Otherwise the modem outputs 1 to SIOO. The receive pulse logic is also selectable by SIRCR<RXSEL>.




Figure 3.9.26 Demodulation Example of Receive Data

(3) Data format

The data format is fixed as follows:

- Data length: 8-bit
- Parity bits: none
- Stop bits: 1

Any other settings don't guarantee the normal operation.

(4) SFR

Figure 3.9.27 shows the control register SIRCR. Set the data SIRCR during SIO0 is inhibited (Both TXEN and RXEN of this register should be set to 0).

Any changing for this register during transmission or receiving operation don't guarantee the normal operation.

The following example describes how to set this register:

1) SIO setting

; Set the SIO to UART Mode.

2) LD (SIRCR), 07H

; Set the receive data pulse width to 16×

3) LD (SIRCR), 37H

; TXEN, RXEN Enable the Transmission and receiving of SIO.

 Start transmission and receiving for SIO0 ; The modern operates as follows:

SIO0 starts transmitting.
 TR receiver starts receiving.

(5) Notes

1) Baud rate generator for IrDA

To generate baud rate for IrDA, use baud rate generator in SIO0 by setting 01 to SC0MOD0<SC1:0>. To use another source (TA0TRG, fsys and SCLK0 input) are not allowed.

2) As the IrDA 1.0 physical layer specification, the data transfer speed and infra-red pulse width is specified.

Table 3.9.4 Baud Rate and Pulse Width Specifications

Baud Rate	Modulation	Rate Tolerance (% of rate)	Pulse Width (Minimum)	Pulse Width (Typical)	Pulse Width (Maximum)
2.4 kbps	RZI	₹0.87	1.41 μs	78.13 μs	88.55 μs
√9.6 kbps	ŘZI	±0.87	1.41 μs	19.53 μs	22.13 μs
19,2 kbps	RZI	±0.87	1.41 μs	9.77 μs	11.07 μs
38.4 kbps	/) RZI		1.41 μs	4.88 μs	5.96 μs
57.6 kbps	RZI 〈	±0.87	1.41 μs	3.26 μs	4.34 μs
115.2 kbps	RZI	±0.87	1.41 μs	1.63 μs	2.23 μs

The infrarred pulse width is specified either baud rate $T \times 3/16$ or 1.6 μs (1.6 μs is equal to 3/16 pulse width when baud rate is 115.2 kbps).

The TMP91C824FG has the function selects the pulse width on the transmission either 3/16 or 1/16. But 1/16 pulse width can be selected when the baud rate is equal or less than 38.4 kbps only. When 57.6 kbps and 115.2 kbps, the output pulse width should not be set to $T \times 1/16$.


As the same reason, +(16 - k)/16 division functions in the baud rate generator of SIO0 can not be used to generate 115.2 kbps baud rate.

Also when the 38.4 kbps and 1/16 pulse width, +(16-k)/16 division function can not be used. Table 3.9.5 shows Baud rate and pulse width for (16-k)/16 division function.

Table 3.9.5 Baud Rate and Pulse Width for (16 - k)/16 Division Function

Pulse Width	Baud Rate (
	115.2 kbps	57.6 kbps	38.4 kbps	19.2 kbps	9.6 kbps	2.4 kbps			
T × 3/16	×	0	0	0 ((Q)	0			
T × 1/16	_	-	×	0	((0))	0			

- ○: Can be used (16 k)/16 division function
- \times : Can not be used (16 k)/16 division function
- -: Can not be set to 1/16 pulse width




3.10 Serial Bus Interface (SBI)

The TMP91C824FG has a 1-channel serial bus interface which employs a clocked-synchronous 8-bit SIO mode and an I^2C bus mode.

The serial bus interface is connected to an external device through P71 (SDA) and P72 (SCL) in the I²C bus mode; and through P70 (SCK), P71 (SO) and P72 (SI) in the clocked-synchronous 8-bit SIO mode.

Each pin is specified as follows.



3.10.2 Serial Bus Interface (SBI) Control

The following registers are used to control the serial bus interface and monitor the operation status.

- Serial bus interface control register 1 (SBIOCR1)
- Serial bus interface control register 2 (SBI0CR2)
- Serial bus interface data buffer register (SBI0DBR)
- I²C bus address register (I2C0AR)
- Serial bus interface status register (SBI0SR)
- Serial bus interface baud rate register 0 (SBI0BR0)
- Serial bus interface baud rate register 1 (SBI0BR1)


The above registers differ depending on a mode to be used.

Refer to section 3.10.4 "I²C Bus Mode Control" and 3.10.7 "Clocked Synchronous 8-Bit SIO Mode Control".


3.10.3 The Data Formats in the I²C Bus Mode

The data formats in the I²C bus mode is shown below.


(a) Addressing format



(b) Addressing format (with restart)



(c) Free data format (Data transferred from master device to slave device)



Start condition

R/W: Direction bit


ACK: Acknowledge bit

P: Stop condition

Figure 3.10.2 Data Format in the I²C Bus Mode

3.10.4 I²C Bus Mode Control

The following registers are used to control and monitor the operation status when using the serial bus interface (SBI) in the I^2C bus mode.



Note 1: Set the <BC2:0> to 000 before switching to a clock-synchronous 8-bit SIO mode.

Note 2: For the frequency of the SCL line clock, see 3.10.5 (3) Serial clock.

Note 3: Initial data of SCK0 is "0", SWRMON is "1".

4: This I²C bus circuit does not support fast mode, it supports standard mode only. Although the I²C bus circuit itself allows the setting of a baud rate over 100kbps, the compliance with the I²C specification is not guraranteed in that case.

Figure 3.10.3 Registers for the I²C Bus Mode

Serial Bus Interface Control Register 2 7 4 2 1 SBI0CR2 Bit symbol MST TRX ВВ PIN SBIM1 SBIM0 SWRST1 SWRST0 (0243H) Read/Write W W (Note 1) W (Note 1) After reset Prohibit Function Master/slave Transmitter/ Start/stop Cancel Serial bus interface Software reset generate readselection receiver condition INTSBI operating mode selection write 10 and 01, then an modifygeneration interrupt (Note2) internal reset signal is write selection 00: Port mode generated. request 01: SIO mode 10: I2C bus mode 11: (Reserved) Serial bus interface operating mode selection (Note 2) 00 Port mode (Serial bus interface output disabled) 01 Clocked synchronous 8-bit SIO mode 10 /12°C bus mode 11 (Reserved) INTSBI interrupt request 0 Don't care Cancel interrupt request Start/stop condition generation 0 Generates the stop condition 1 Generates the start condition Transmitter/receiver selection 0 Receiver Transmitter Master/slave selection 0 Slave

Note 1: Reading this register function as SBIOSR register.

Note 2. Switch a mode to port mode after confirming that the bus is free.

Switch a mode between I²C bus mode and clock-synchronous 8-bit SIO mode after confirming that input signals via port are high level.

Master

Figure 3.10.4 Registers for the I²C Bus Mode

Serial Bus Interface Status Register 7 4 2 1 0 SBI0SR Bit symbol MST TRX ВВ PIN AL AAS AD0 LRB (0243H)Read/Write R After reset 0 Prohibit Function I2C bus INTSBI GENERAL Master/ Transmitter/ Arbitration Slave Last readslave receiver status interrupt lost address ÇALL received bit modifywrite status status monitor request detection match detection monitor detection monitor monitor monitor 0: 0 monitor monitor monitor 1: 1 0: Undetected 1: Detected 0: Undetected 1: Detected 1: Detected Last received bit monitor 0 Last received bit was 0 1 Last received bit was 1 GENERAL CALL detection monitor 0 Undetected 1 GENERAL CALL detected Slave address match detection monitor 0 Undetected Slave address match or GENERAL CALL detected Arbitration lost detection monitor 1 Arbitration lost INTSBI interrupt request monitor 0 Interrupt requested Interrupt canceled I²C bus status monitor 0 Free Busv Transmitter/receiver status monitor 0 Receiver Transmitter Master/slave status monitor 0 Slave Master

Note: Writing in this register functions as SBI0CR2.

Figure 3.10.5 Registers for the I²C Bus Mode

Serial Bus Interface Baud Rate Regster 0 7 5 4 3 2 1 0 SBI0BR0 Bit symbol I2SBI0 (0244H)Read/Write W R/W Prohibit After reset 0 0 readmodify-Function Always IDLE2 write 0 0: Stop 1: Run Operation during IDLE 2 mode Stop 0 Operation Serial Bus Interface Baud Rate Register 1 7 2 0 5 SBI0BR1 P4EN Bit symbol (0245H)Read/Write W W Prohibit After reset 0 0 Function Internal Always modifywrite clock write 0 0: Stop 1: Operate Baud rate clock control 0 Stop Operate Sirial Bus Interface Data Buffer Register 6 7 5 4 3 2 1 0 SBI0DBR DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Bit symbol (0241H) Read/Write R (Received) W (Transfer) Undefined After reset Prohibit read-When writing transmitted data, start from the MSB (Bit7). Receiving data is placed from LSB (Bit0). Note 1: modifywrite SBIDBR can't be read the written data. Therefore read-modify-write instruction (e.g., "BIT" instruction) is Note 2: prohibitted. Written data in SBI0DBR is cleared by INTSBI signal. Note 3: I²C Bus Address Register 7 6 5 4 3 2 1 0 12COAR Bit symbol SA6 SA5 SA4 SA3 SA2 SA1 SA0 ALS (0242H) Read/Write W After reset d 0 0 0 0 0 0 Function Slave address selection for when device is operating as slave device Prohibit Address readrecognition modifymode write specification Address recognition mode specification Slave address recognition Non slave address recognition

Figure 3.10.6 Registers for the I²C Bus Mode

3.10.5 Control in I²C Bus Mode

(1) Acknowledge mode specification

Set the SBIOCR1<ACK> to 1 for operation in the acknowledge mode. The TMP91C824 generates an additional clock pulse for an acknowledge signal when operating in master mode. In the transmitter mode during the clock pulse cycle, the SDA pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode during the clock pulse cycle, the SDA pin is set to the low in order to generate the acknowledge signal.

Clear the <ACK> to 0 for operation in the non-acknowledge mode, The TMP91C824 does not generate a clock pulse for the acknowledge signal when operating in the master mode.

(2) Number of transfer bits


The SBIOCR1<BC2:0> is used to select a number of bits for next transmitting and receiving data.

Since the <BC2:0> is cleared to 000 as a start condition, a slave address and direction bit transmission are executed in 8 bits. Other than these, the <BC2:0> retains a specified value.

(3) Serial clock

a. Clock source

The SBI0CR1<SCK2:0> is used to select a maximum transfer frequency outputted on the SCL pin in master mode. Set a communication baud rate that meets the I²C bus specification, such as the shortest pulse width of t_Low, based on the equations shown below.



Note 1: f_{SBI}/is the clock f_{FPH}.

Note 2: It's prohibited to use fc/16 prescaler clock when using SBI block. (I²C bus and clock synchronous.)

Figure 3.10.7 Clock Source

b. Clock synchronization

In the I²C bus mode, in order to wired-AND a bus, a master device which pulls down a clock line to low level, in the first place, invalidate a clock pulse of another master device which generates a high-level clock pulse. The master device with a high-level clock pulse needs to detect the situation and implement the following procedure.

The TMP91C824 has a clock synchronization function for normal data transfer even when more than one master exists on the bus.

The example explains the clock synchronization procedures when two masters simultaneously exist on a bus.




Figure 3.10.8 Clock Synchronization

As master A pulls down the internal SCL output to the low level at point a, the SCL line of the bus becomes the low level. After detecting this situation, master B resets a counter of high-level width of an own clock pulse and sets the internal SCL output to the low level.

Master A finishes counting low-level width of an own clock pulse at point b and sets the internal SCL output to the high level. Since master B holds the SCL line of the bus at the low level, master A wait for counting high-level width of an own clock pulse. After master B finishes counting low-level width of an own clock pulse at point c and master A detects the SCL line of the bus at the high level, and starts counting high level of an own clock pulse. The clock pulse on the bus is determined by the master device with the shortest high-level width and the master device with the longest low-level width from among those master devices connected to the bus.

(4) Slave address and address recognition mode specification

When the TMP91C824 is used as a slave device, set the slave address <SA6:0> and <ALS> to the J2C0AR. Clear the <ALS> to 0 for the address recognition mode.

(5) Master/slave selection

Set the SBIOCR2<MST> to 1 for operating the TMP91C824 as a master device. Clear the SBIOCR2<MST> to 0 for operation as a slave device. The <MST> is cleared to 0 by the hardware after a stop condition on the bus is detected or arbitration is lost.

(6) Transmitter/receiver selection

Set the SBI0CR2<TRX> to 1 for operating the TMP91C824 as a transmitter. Clear the <TRX> to 0 for operation as a receiver. When data with an addressing format is transferred in slave mode, when a slave address with the same value that an I2C0AR or a GENERAL CALL is received (All 8-bit data are 0 after a start condition), the <TRX> is set to 1 by the hardware if the direction bit (R/\overline{W}) sent from the master device is 1, and is cleared to 0 by the hardware if the bit is 0. In the master mode, after an acknowledge signal is returned from the slave device, the <TRX> is cleared to 0 by the hardware if a transmitted direction bit is 1, and is set to 1 by the hardware if it is 0. When an acknowledge signal is not returned, the current condition is maintained.

The <TRX> is cleared to 0 by the hardware after a stop condition on the I²C bus is detected or arbitration is lost.

(7) Start/stop condition generation

When the SBI0SR<BB> is 0, slave address and direction bit which are set to SBI0DBR are output on a bus after generating a start condition by writing 1 to the SBI0CR2<MST, TRX, BB, PIN>. It is necessary to set transmitted data to the data buffer register SBI0DBR and set 1 to <ACK> beforehand.




Figure 3.10.9 Start Condition Generation and Slave Address Generation

When the <BB is 1, a sequence of generating a stop condition is started by writing 1 to the <MST, TRX, PIN>, and 0 to the <BB>. Do not modify the contents of <MST, TRX, BB, PIN> until a stop condition is generated on a bus.




Figure 3.10.10 Stop Condition Generation

The state of the bus can be ascertained by reading the contents of SBI0SR<BB>. SBI0SR<BB> will be set to 1 if a start condition has been detected on the bus, and will be cleared to 0 if a stop condition has been detected.

And about generation of stop condition in master mode, there are some limitation points. Please refer to the 3.10.6 (4) "Stop condition generation".

(8) Interrupt service requests and interrupt cancellation

When a serial bus interface interrupt request (INTSBI) occurs, the SBI0CR2<PIN> is cleared to 0. During the time that the SBI0CR2<PIN> is 0, the SCL line is pulled down to the low level.

The <PIN> is cleared to 0 when a 1 word of data is transmitted or received. Either writing/reading data to/from SBI0DBR sets the <PIN> to 1.

The time from the <PIN> being set to 1 until the SCL line is released takes tLOW.

In the address recognition mode (<ALS> = 0), <PIN is cleared to 0 when the received slave address is the same as the value set at the I2COAR or when a GENERAL CALL is received (All 8-bit data are 0 after a start condition). Although SBIOCR2<PIN> can be set to 1 by the program, the PIN> is not clear it to 0 when it is written 0.

(9) Serial bus interface operation mode selection

SBIOCR2<SBIM1:0> is used to specify the serial bus interface operation mode. Set SBIOCR2<SBIM1:0> to 10 when the device is to be used in I²C bus mode after confirming pin condition of serial bus interface to "H".

Switch a mode to port after confirming a bus is free.

(10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on the bus in I²C bus mode, a bus arbitration procedure has been implemented in order to guarantee the integrity of transferred data.

Data on the SDA line is used for I²C bus arbitration.

The following shows an example of a bus arbitration procedure when two master devices exist simultaneously on the bus. Master A and master B output the same data until point a. After master A outputs "L" and master B, "H", the SDA line of the bus is wire-AND and the SDA line is pulled down to the low level by master A. When the SCL line of the bus is pulled up at point b, the slave device reads the data on the SDA line, that is, data in master A. A data transmitted from master B becomes invalid. The state in master B is called arbitration lost. Master B device which loses arbitration releases the internal SDA output in order not to affect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.




Figure 3.10.11 Arbitration Lost

The TMP91C824 compares the levels on the bus's SDA line with those of the internal SDA output on the rising edge of the SCL line. If the levels do not match, arbitration is lost and SBI0SR<AL> is set to 1.

When SBIOSR<AL> is set to 1, SBIOSR<MST, TRX> are cleared to 00 and the mode is switched to slave receiver mode. Thus, clock output is stopped in data transfer after setting <AL> = "1".

SBIOSR<AL> is cleared to 0 when data is written to or read from \$BIODBR or when data is written to SBIOCR2.




Figure 3.10.12 Example of when TMP91CW12 is a Master Device B (D7A = D7B, D6A = D6B)

(11) Slave address match detection monitor

SBIOSR<AAS is set to 1 in slave mode, in address recognition mode (e.g., when I2COAR<ALS = 0), when a GENERAL CALL is received, or when a slave address matches the value set in I2COAR. When I2COAR<ALS = 1, SBIOSR<AAS is set to 1 after the first word of data has been received. SBIOSR<AAS is cleared to 0 when data is written to or read from the data buffer register SBIODBR.

(12) GENERAL CALL detection monitor

SBIOSR<AD0> is set to 1 in slave mode, when a GENERAL CALL is received (All 8-bit received data is 0, after a start condition). SBIOSR<AD0> is cleared to 0 when a start condition or stop condition is detected on the bus.

(13) Last received bit monitor

The SDA line value stored at the rising edge of the SCL line is set to the SBIOSR<LRB>. In the acknowledge mode, immediately after an INTSBI interrupt request is generated, an acknowledge signal is read by reading the contents of the SBIOSR<LRB>.

(14) Software reset function

The software reset function is used to initialize the SBI circuit, when SBI is locked by external noises, etc.

An internal reset signal pulse can be generated by setting SBIOCR2<SWRST1:0> to 10 and 01. This initializes the SBI circuit internally. All command (except SBIOCR2<SBIM1:0>) registers and status registers are initialized as well.

SBIOCR1<SWRMON> is automatically set to "1" after the SBI circuit has been initialized.

(15) Serial bus interface data buffer register (SBI0DBR)

The received data can be read and transferred data can be written by reading or writing the SBI0DBR.

In the master mode, after the start condition is generated the slave address and the direction bit are set in this register.

(16) I2C bus address register (I2C0AR)

I2C0AR<SA6:0> is used to set the slave address when the TMP910824 functions as a slave device.


The slave address output from the master device is recognized by setting the I2COAR<ALS> to 0. The data format is the addressing format. When the slave address is not recognized at the <ALS> = 1, the data format is the free data format.

(17) Baud rate register (SBI0BR1)

Write 1 to SBI0BR1<P4EN> before operation commences

(18) Setting register for IDLE2 mode operation (SBI0BR0)

SBI0BR0<I2SBI0> is the register setting operation/stop during IDLE2 mode. Therefore, setting <I2SBI0> is necessary before the HALT instruction is executed.



3.10.6 Data Transfer in I²C Bus Mode

(1) Device initialization

Set the SBI0BR1<P4EN>, SBI0CR1<ACK, SCK2:0>, Set SBI0BR1 to 1 and clear bits 7 to 5 and 3 in the SBI0CR1 to 0.

Set a slave address <SA6:0> and the <ALS> (<ALS> = 0 when an addressing format) to the I2C0AR.

For specifying the default setting to a slave receiver mode, clear 0 to the <MST, TRX, BB> and set 1 to the <PIN>, 10 to the <SBIM1:0>.

(2) Start condition and slave address generation

a. Master mode

In the master mode, the start condition and the slave address are generated as follows.

Check a bus free status (when $\langle BB \rangle = 0$).

Set the SBI0CR1<ACK> to 1 (Acknowledge mode) and specify a slave address and a direction bit to be transmitted to the SBI0DBR.

When SBIOCR2<BB> = 0, the start condition are generated by writing 1111 to SBIOCR2<MST, TRX, BB, PIN>. Subsequently to the start condition, nine clocks are output from the SCL pin. While eight clocks are output, the slave address and the direction bit which are set to the SBIODBR. At the 9th clock, the SDA line is released and the acknowledge signal is received from the slave device.

An INTSBI interrupt request occurs at the falling edge of the 9th clock. The <PIN> is cleared to 0. In the master mode, the SCL pin is pulled down to the low level while <PIN> is 0. When an interrupt request occurs, the <TRX> is changed according to the direction bit only when an acknowledge signal is returned from the slave device.

b. Slave mode

In the slave mode, the start condition and the slave address are received.

After the start condition is received from the master device, while eight clocks are output from the SCL pin, the slave address and the direction bit which are output from the master device are received.

When a GENERAL CALL or the same address as the slave address set in I2COAR is received, the SDA line is pulled down to the low level at the 9th clock, and the acknowledge signal is output.

An INTSBI interrupt request occurs on the falling edge of the 9th clock. The <PIN> is cleared to 0. In slave mode the SCL line is pulled down to the low level while the <PIN>= 0.




Figure 3.10.13 Start Condition Generation and Slave Address Transfer

(3) 1-word data transfer

Check the <MST> by the INTSBI interrupt process after the 1-word data transfer is completed, and determine whether the mode is a master or slave.

a. If $\langle MST \rangle = 1$ (Master mode)

Check the <TRX> and determine whether the mode is a transmitter or receiver.

When the <TRX> = 1 (Transmitter mode)

Check the <LRB>. When <LRB> is 1, a receiver does not request data. Implement the process to generate a stop condition (Refer to 3.10.6 (4)) and terminate data transfer.

When the <LRB> is 0, the receiver is requests new data. When the next transmitted data is 8 bits, write the transmitted data to SBI0DBR. When the next transmitted data is other than 8 bits, set the BC<2:0> <ACK> and write the transmitted data to SBI0DBR. After written the data, <PIN> becomes 1, a serial clock pulse is generated for transferring a new 1 word of data from the SCL pin, and then the 1-word data is transmitted. After the data is transmitted, an INTSBI interrupt request occurs. The <PIN> becomes 0 and the SCL line is pulled down to the low level. If the data to be transferred is more than 1 word in length, repeat the procedure from the <LRB> checking above.




Figure 3.10.14 Example in which BC<2:0> = 000 and <ACK> = 1 in Transmitter Mode

When the <TRX> is 0 (Receiver mode)

When the next transmitted data is other than 8 bits, set <BC2:0> <ACK> and read the received data from SBI0DBR to release the SCL line (data which is read immediately after a slave address is sent is undefined). After the data is read, <PIN> becomes 1. Serial clock pulse for transferring new 1 word of data is defined SCL and outputs "L" level from SDA pin with acknowledge timing.

An INTSBI interrupt request then occurs and the <PIN becomes 0, Then the TMP91C824FG pulls down the SCL pin to the low level. The TMP91C824 outputs a clock pulse for 1 word of data transfer and the acknowledge signal each time that received data is read from the SBI0DBR.




Figure 3.10.15 Example of when <BC2:0> = 000, <ACK> = 1 in Receiver Mode

In order to terminate the transmission of data to a transmitter, clear <ACK> to 0 before reading data which is 1 word before the last data to be received. The last data word does not generate a clock pulse as the acknowledge signal. After the data has been transmitted and an interrupt request has been generated, set BC<2:0> to 001 and read the data. The TMP91C824 generates a clock pulse for a 1-bit data transfer. Since the master device is a receiver, the SDA line on the bus remains high. The transmitter interprets the high signal as an ACK signal. The receiver indicates to the transmitter that data transfer is complete.

After the one data bit has been received and an interrupt request been generated, the TMP91C824 generates a stop condition (See Section 3.10.6 (4)) and terminates data transfer.




Figure 3.10.16 Termination of Data Transfer in Master Receiver Mode

b. If $\langle MST \rangle = 0$ (Slave mode)

In the slave mode the TMP91C824 operates either in normal slave mode or in slave mode after losing arbitration.

In the slave mode, an INTSBI interrupt request occurs when the TMP91C824 receives a slave address or a GENERAL CALL from the master device, or when a GENERAL CALL is received and data transfer is complete, or after matching received address. In the master mode, the TMP91C824 operates in a slave mode if it losing arbitration. An INTSBI interrupt request occurs when a word data transfer terminates after losing arbitration. When an INTSBI interrupt request occurs the <PIN> is cleared to 0 and the SCL pin is pulled down to the low level. Either reading/writing from/to the SBI0DBR or setting the <PIN> to 1 will release the SCL pin after taking tLOW time.

Check the SBIOSR<AL>, <TRX>, <AAS>, and <ADO> and implements processes according to conditions listed in the next table.

Table 3.10.1 Operation in the Slave Mode

<trx></trx>	<al></al>	<aas></aas>	<ad0></ad0>	Conditions	Process
1	1	1	0	The TMP91C824 loses arbitration when transmitting a slave address and receives a slave address for which the value of the direction bit sent from another master is 1.	Set the number of bits a word in <bc2:0> and write the transmitted data to SBHODBR</bc2:0>
	0	1	0	In salve receiver mode the TMP91C824 receives a slave address for which the value of the direction bit sent from the master is 1.	
	//	0	0	In salve transmitter mode a single word of is transmitted. Set BC<2:0> to the number of bits in a word.	Check the <lrb> setting. If <lrb> is set to 1, set <pin> to 1 since the receiver win no request the data which follows. Then, cleat <trx> to 0 to release the bus. If <lrb> is cleared to 0 of and write the transmitted data to SBIODBR since the receiver requests</lrb></trx></pin></lrb></lrb>
			7		next data.
0	1	0	0	The TMP91C824 loses arbitration when transmitting a slave address and receives a slave address or GENERAL CALL for which the value of the direction bit sent from another master is 0. The TMP91C824 loses arbitration when	Read the SBI0DBR for setting the <pin> to 1 (Reading dummy data) or set the <pin> to 1.</pin></pin>
	>0	1	1/0	transmitting a slave address or data and terminates word data transfer. In slave receiver mode the TMP91C824 receives a slave address or GENERAL CALL for which the value of the direction bit sent from the master is 0.	
		0	1/0	In slave receiver mode the TMP91C824 terminates receiving word data.	Set BC<2:0> to the number of bits in a word and read the received data from SBI0DBR.

(4) Stop condition generation

When SBI0SR<BB> = 1, the sequence for generating a stop condition can be initiated by writing 1 to SBI0CR2<MST, TRX, PIN> and 0 to SBI0CR2<BB>. Do not modify the contents of SBI0CR2<MST, TRX, PIN, BB> until a stop condition has been generated on the bus. When the bus's SCL line has been pulled low by another device, the TMP91C824 generates a stop condition when the other device has released the SCL line.

When SBI0CR2<MST, TRX, PIN> are written 1 and <BB> is written 0, <BB> changes to 0 by internal SCL changes to 1, without waiting stop condition.

To check whether SCL and SDA pin are 1 by sensing their ports is needed to detect bus free condition.




Figure 3.10.17 Stop Condition Generation (Single master)




Figure 3,10.18 Stop Condition Generation (Multi master)

(5) Restart

Restart is used during data transfer between a master device and a slave device to change the data transfer direction. The following description explains how to restart when the TMP91C824 is in master mode.

Clear SBI0CR2<MST, TRX, BB> to 0 and set SBI0CR2<PIN> to 1 to release the bus. The SDA line remains high and the SCL pin is released. Since a stop condition has not been generated on the bus, other devices assume the bus to be in busy state. Monitor the value of SBI0SR<BB> until it becomes 0 so as to ascertain when the TMP91C824's SCL pin is released. Check the <LRB> until it becomes 1 to check that the SCL line on a bus is not pulled down to the low level by other devices. After confirming that the bus remains in a free state, generate a start condition using the procedure described in 3.10.6 (2).

In order to satisfy the setup time requirements when restarting, take at least 4.7 µs of waiting time by software from the time of restarting to confirm that the bus is free until the time to generate the start condition.





Figure 3.10.19 Timing Diagram for TMP91C824FG Restart



3.10.7 Clocked Synchronous 8-Bit SIO Mode Control

The following registers are used to control and monitor the operation status when the serial bus interface (SBI) is being operated in clocked synchronous 8-bit SIO mode.




Figure 3.10.20 Register for the SIO Mode

Serial Bus Interface Control Register 2 5 7 6 4 3 2 1 0 SBI0CR2 Bit symbol SBIM1 SBIM0 (0243H)Read/Write W W After reset 0 Prohibit **Function** Serial bus interface (Nøte 2) (Note 2) readoperation mode modifyselection write 00: Port mode 01: SIO mode 10: I2C bus mode 11: (Reserved) Serial bus interface operation mode selection Port mode (Serial bus interface output disabled) Clocked synchronous 8-bit SIO mode I²C bus mode

Note 1: Set the SBI0CR1<BC2:0> 000 before switching to a clocked synchronous 8-bit SIO mode

11

(Reserved)

Note 2: Please always write SBICR2<1:0> to "00"

Serial Bus Interface Status Register

								\sim /		
		7	6	5 (4	3	(2)	<u>_1</u>	0	
SBI0SR	Bit symbol		/	4		SIOF	SEF	<i></i>		
(0243H)	Read/Write		/	£			R			
	After reset		/			< < o	/ 0			
	Function		(~	Serial transfer	Shift operati	on		
			\			operation	status monit	or		
						status monitor	~			
·								Shift operation status monitor		
							0 Shif	Shift operation terminated		
								Shift operation in progress		
							transfer operating status monitor			
							0 Trar	Transfer terminated		
		~ <	_				1 Trar	sfer in progres	S	

Figure 3.10.21 Registers for the SIO Mode

Serial Bus Interface Baud Rate Register 0 6 5 4 7 3 0 SBI0BR0 Bit symbol I2SBI0 (0244H) W Read/Write R/W After reset 0 0 Prohibit read-modify-Function IDLE2 Always write 0 0: Stop write 1: Operate Operation in IDLE2 mode 0 Stop Operate Serial Bus Interface Baud Rate Register 1 7 6 5 3 2 4 Ó 1 SBI0BR1 P4EN Bit symbol (0245H) Read/Write W W After reset 0 0 Prohibit Function Internal Always read-modifyclock write 0 write 0: Stop 1: Operate Baud rate clock control 0 Stop Operate Figure 3.10.22 Registers for the SIO Mode

(1) Serial clock

a. Clock source

SBI0CR1<SCK2:0> is used to select the following functions:

Internal clock

In internal clock mode one of seven frequencies can be selected. The serial clock signal is output to the outside on the SCK pin. The SCK pin goes high when data transfer starts. When the device is writing (in transmit mode) or reading (in receive mode), data cannot follow the serial clock rate, so an automatic wait function is executed which automatically stops the serial clock and holds the next shift operation until reading or writing has been completed.




Figure 3.10.23 Automatic Wait Function

External clock (<SCK2:0> = (111)

An external clock input via the SCK pin is used as the serial clock. In order to ensure the integrity of shift operations, both the high and low-level serial clock pulse widths shown below must be maintained. The maximum data transfer frequency is 2.1 MHz (when fc = 33 MHz).




Figure 3.10.24 Maximum Data Transfer Frequency when External Clock Input Used

b. Shift edge


Data is transmitted on the leading edge of the clock and received on the trailing edge.

Leading edge shift

Data is shifted on the leading edge of the serial clock (on the falling edge of the SCK pin input/output).

Trailing edge shift

Data is shifted on the trailing edge of the serial clock on the rising edge of the SCK pin input/output).



(2) Transfer modes

The SBI0CR1<SIOM1:0> is used to select a transmit, receive or transmit/receive mode.

a. 8-bit transmit mode

Set a control register to a transmit mode and write transmit data to the SBIODBR.

After the transmit data is written, set the SBIOCR1<SIOS> to 1 to start data transfer. The transmitted data is transferred from SBIODBR to the shift register and output to the SO pin in synchronized with the serial clock, starting from the least significant bit (LSB), When the transmission data is transferred to the shift register, the SBIODBR becomes empty. An INTSBI (Buffer empty) interrupt request is generated to request new data.

When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When new transmit data is written, automatic-wait function is canceled.

When the external clock is used, data should be written to SBIODBR before new data is shifted. The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to SBIODBR by the interrupt service program.


When the transmit is started, after the SBIOSR SIOF goes 1 output from the SO pin holds final bit of the last data until falling edge of the SCK.

Transmitting data is ended by clearing the <SIOS> to 0 by the buffer empty interrupt service program or setting the <SIOINH> to 1. When the <SIOS> is cleared, the transmitted mode ends when all data is output. In order to confirm if data is surely transmitted by the program, set the <SIOF> (Bit3 of SBIOSR) to be sensed. The SBIOSR<SIOF> is cleared to 0 when transmitting is complete. When the <SIOINH> is set to 1, transmitting data stops. SBIOSR<SIOF> turns 0.

When an external clock is used, it is also necessary to clear SBIOSR<SIOS> to before new data is shifted, otherwise, dummy data is transmitted and operation ends.



Example: Program to stop data transmission (when an external clock is used)



b. 8-bit receive mode




Figure 3.10.27 Transmitted Data Hold Time at End of Transmission

Set the control register to receive mode and set SBI0CR1<SIOS> to 1 for switching to receive mode. Data is received into the shift register via the SI pin and synchronized with the serial clock, starting from the least significant bit (LSB). When 8-bit data is received, the data is transferred from the shift register to SBI0DBR. An INTSBI (Buffer full) interrupt request is generated to request that the received data be read. The data is then read from SBI0DBR by the interrupt service program.

When an internal clock is used, the serial clock will stop and the automatic wait function will be in effect until the received data has been read from SBIODBR.

When an external clock is used, since shift operation is synchronized with an external clock pulse, the received data should be read from SBI0DBR before the next serial clock pulse is input. If the received data is not read, any further data which is to be received is canceled. The maximum transfer speed when an external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when the received data is read.

Receiving of data ends when <SIOS> is cleared to 0 by the buffer full interrupt service program or when <SIOINH> is set to 1. If <SIOS> is cleared to 0, received data is transferred to SBIODBR in complete blocks. The received mode ends when the transfer is complete. In order to confirm whether data is being received properly by the program, set SBIOSR<SIOF> to be sensed. <SIOF> is cleared to 0 when receiving has been completed. When it is confirmed that receiving has been completed, the last data is read. When <SIOINH> is set to 1, data receiving stops. <SIOF> is cleared to 0 (The received data becomes invalid, therefore no need to read it).

Note: When the transfer mode is changed, the contents of SBI0DBR will be lost. If the mode must be changed, conclude data receiving by clearing <SIOS> to 0, read the last data, then change the mode.




Figure 3.10.28 Receiver Mode (Example: Internal clock)

c. 8-bit transmit/receive mode

Set a control register to a transmit/receive mode and write data to SBI0DBR. After the data has been written, set SBI0CR<SIOS to 1 to start transmitting/receiving. When data is transmitted, the data is output via the SO pin, starting from the least significant bit (LSB) and synchronized with the leading edge of the serial clock signal. When data is received, the data is input via the SI pin on the trailing edge of the serial clock signal. 8-bit data is transferred from the shift register to SBI0DBR and an INTSBI interrupt request is generated. The interrupt service program reads the received data from the data buffer register and writes the data which is to be transmitted. SBI0DBR is used for both transmitting and receiving. Transmitted data should always be written after received data has been read.


When an internal clock is used, the automatic wait function will be in effect until the received data has been read and the next data has been written.

When an external clock is used, since the shift operation is synchronized with the external clock, received data is read and transmitted data is written before a new shift operation is executed. The maximum transfer speed when an external clock is used is determined by the delay time between the time when an interrupt request is generated and the time at which received data is read and transmitted data is written.

When the transmit is started, after the SBIOSR<SIOF> goes 1 output from the SO pin holds final bit of the last data until falling edge of the SCK.

Transmitting receiving data ends when <SIOS> is cleared to 0 by the INTS2 interrupt service program or when SBI0CR1<SIOINH> is set to 1. When <SIOS> is cleared to 0, received data is transferred to SBI0DBR in complete blocks. The transmit/receive mode ends when the transfer is complete. In order to confirm whether data is being transmitted/received properly by the program, set SBI0SR to be sensed. <SIOF> is set to 0 when transmitting/receiving has been completed. When <SIOINH> is set to 1, data transmitting/receiving stops. <SIOF> is then cleared to 0.

Note: When the transfer mode is changed, the contents of SBI0DBR will be lost. If the mode must be changed, conclude data transmitting/receiving by clearing <SIOS> to 0, read the last data, then change the transfer mode.






Figure 3.10.30 Transmitted Data Hold Time at End of Transmit/Receive



3.11 Analog/Digital Converter

The TMP91C824 incorporates a 10-bit successive approximation-type analog/digital converter (AD converter) with 8-channel analog input.

Figure 3.11.1 is a block diagram of the AD converter. The 8-channel analog input pins (AN0 to AN7) are shared with the input only port 8 and can thus be used as an input port.

Note: When IDLE2, IDLE1 or STOP mode is selected, so as to reduce the power, with some timings the system may enter a standby mode even though the internal comparator is still enabled. Therefore be sure to check that AD converter operations are halted before a HALT instruction is executed.




Figure 3.11.1 Block Diagram of AD Converter

3.11.1 Analog/Digital Converter Registers

The AD converter is controlled by the two AD mode control registers: ADMOD0 and ADMOD1. The AD conversion results are stored in 8 kinds of AD conversion data upper and lower registers: ADREG04H/L, ADREG15H/L, ADREG26H/L and ADREG37H/L.




Figure 3.11.2 AD Converter Related Register

AD Mode Control Register 1 7 6 5 2 1 0 ADMOD1 Bit symbol VREFON I2AD **ADTRGE** ADCH2 ADCH1 ADCH0 (02B1H) Read/Write R/W After reset 0 Function VREF IDLE2 AD external Analog input channel selection application 0: Stop trigger start control 1: Operate control 0: OFF 0: Disable 1: ON 1: Enable Analog input channel selection <SCAN> (Channel Channel <ADCH2:0> fixed scanned ANO 000 ANQ∕→, AN1 001 A)N)1 $AN0 \rightarrow AN1 \rightarrow AN2$ 010 AN2 011 (Note) $AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$ AN3 100 AN4 AN4 101 AN4 → AN5 AN5 $AN4 \rightarrow AN5 \rightarrow AN6$ 110 AN6 $AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7$ 111 AN7 AD conversion start control by external trigger (ADTRG input) 0 Disabled 1 Enabled IDLE2 control 0 Stopped 1 In operation Control of application of reference voltage to AD converter 0 OFF ON Before starting conversion (before writing 1 to ADMOD0<ADS>), set the <VREFON> bit to 1.

Note: As pin AN3 also functions as the ADTRG input pin, do not set <ADCH2:0> = 011 when using ADTRG with <ADTRGE> = 0.

Figure 3.11.3 AD Converter Related Registers




Figure 3.11.4 AD Converter Related Registers

registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.

AD Conversion Result Lower Register 2/6 7 5 3 2 1 0 ADREG26L Bit symbol ADR21 ADR20 ADR2RF (02A4H) Read/Write R R After reset Undefined 0 Function Stores lower 2 bits of AD conversion AD conversion result. data storage 1: Conversion result store AD Conversion Data upper Register 2/6 4 7 6 5 3 1 0 ADREG26H ADR23 Bit symbol ADR29 ADR28 ADR27 ADR26 ADR25 ADR24 ADR22 (02A5H) Read/Write After reset Undefined **Function** Stores upper 8 bits of AD conversion result AD Conversion Data Lower Register 3/7 5 2 0 7 6 3 ADREG37L ADR30 ADR3RF Bit symbol ADR31 (02A6H) Read/Write R After reset Undefined Function Stores lower 2 bits of AD Conversion AD conversion result. Data Storage flag result stor AD Conversion Result Upper Register 3/7 7 6 5 2 3 0 1 ADREG37H Bit symbol ADR39 ADR38 ADR37 ADR36 ADR35 ADR34 ADR33 ADR32 (02A7H) Read/Write After reset Undefined Function, Stores upper 8 bits of AD conversion result. Channel x conversion result **ADREGxH ADREG**xL 6 Bits 5 to1 are always read as 1. Bit0 is the AD conversion data storage flag <ADRxRF>. When the AD conversion result is stored, the flag is set to 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.

Figure 3.11.5 AD Converter Related Registers

3.11.2 Description of Operation

(1) Analog reference voltage

A high-level analog reference voltage is applied to the VREFH pin; a low-level analog reference voltage is applied to the VREFL pin. To perform AD conversion, the reference voltage as the difference between VREFH and VREFL, is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.

To turn off the switch between VREFH and VREFL, write 0 to ADMOD1 <VREFON> in AD mode control register 1. To start AD conversion in the off state, first write 1 to ADMOD1<VREFON>, wait 3 µs until the internal reference voltage stabilizes (This is not related to fc), then set ADMOD0<ADS> to 1.

(2) Analog input channel selection

The analog input channel selection varies depends on the operation mode of the AD converter.

- In analog input channel fixed mode (ADMOD0<SCAN>= 0)
 Setting ADMOD1<ADCH2:0> selects one of the input pins AN0 to AN7 as the input channel.
- In analog input channel scan mode (ADMODO<SCAN = 1)
 Setting ADMOD1<ADCH2;0> selects one of the 8 scan modes.

 This 2.11 1 illustrators are a residuely about the scan modes.

Table 3.11.1 illustrates analog input channel selection in each operation mode.

After reset, ADMODO SCAN > 0 and ADMODI ADCH2:0> = 000. Thus pin AN0 is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

Table 3.11 Analog Input Channel Selection

<adch2:0></adch2:0>	Channel Fixed <scan> = 0</scan>	Channel Scan <scan> = 1</scan>
000	AN0	ANO
001	AN1 (// \	$AN0 \rightarrow AN1$
010	AN2	$AN0 \rightarrow AN1 \rightarrow AN2$
011	AN3	$AN0 \to AN1 \to AN2 \to AN3$
1,00	AN4	AN4
101	AN5	AN4 → AN5
110	AN6	$AN4 \rightarrow AN5 \rightarrow AN6$
J) 111 /	AN7	$AN4 \to AN5 \to AN6 \to AN7$

(3) Starting AD conversion

To start AD conversion, write 1 to ADMOD0<ADS> in AD mode control register 0 or ADMOD1<ADTRGE> in AD mode control register 1 and input falling edge on ADTRG pin. When AD conversion starts, the AD conversion busy flag ADMOD0<ADBF> will be set to 1, indicating that AD conversion is in progress.

Writing 1 to ADMODO<ADS> during AD conversion restarts conversion. At that time, to determine whether the AD conversion results have been preserved, check the value of the conversion data storage flag ADREGXL<ADRXRF>.

During AD conversion, a falling edge input on the ADTRG pin will be ignored.

(4) AD conversion modes and the AD conversion end interrupt

The 4 AD conversion modes are:

- Channel fixed single conversion mode
- Channel scan single conversion mode
- Channel fixed repeat conversion mode
- Channel scan repeat conversion mode

The ADMODO<REPEAT> and ADMODO<SCAN> settings in AD mode control register 0 determine the AD mode setting.

Completion of AD conversion triggers an INTAD AD conversion end interrupt request. Also, ADMODO<EOCF will be set to 1 to indicate that AD conversion has been completed.

a. Channel fixed single conversion mode


Setting ADMODO<REPEAT> and ADMODO<SCAN> to 00 selects channel fixed single conversion mode.

In this mode, data on one specified channel is converted once only. When the conversion has been completed, the ADMODO<EOCF> flag is set to 1, ADMODO<ADBF> is cleared to 0, and an INTAD interrupt request is generated.

b. Channel scan single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 01 selects channel scan single conversion mode.

In this mode, data on the specified scan channels is converted once only. When scan conversion has been completed, ADMOD0<EOCF> is set to 1, ADMOD0<ADBF> is cleared to 0, and an INTAD interrupt request is generated.



c. Channel fixed repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 10 selects channel fixed repeat conversion mode.

In this mode, data on one specified channel is converted repeatedly. When conversion has been completed, ADMODO<EOCF is set to 1 and ADMODO<ADBF> is not cleared to 0 but held 1. INPAD interrupt request generation timing is determined by the setting of ADMODO<ITMO>.

Setting <ITM0> to 0 generates an interrupt request every time an AD conversion is completed.

Setting <ITM0> to 1 generates an interrupt request on completion of every fourth conversion.

d. Channel scan repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 11 selects channel scan repeat conversion mode.

In this mode, data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMODO<EQCF> is set to 1 and an INTAD interrupt request is generated. ADMODO<ADBF> is not cleared to 0 but held 1.

To stop conversion in a repeat conversion mode (e.g., in cases c. and d.), write a 0 to ADMODO<REPEAT>. After the current conversion has been completed, the repeat conversion mode terminates and ADMODO<ADBF> is cleared to 0.

Switching to a half state (IDLE2 mode with ADMOD1<I2AD> cleared to 0, IDLE1 mode or STOP mode) immediately stops operation of the AD converter even when AD conversion is still in progress. In repeat conversion modes (e.g., in cases c. and d.), when the halt is released, conversion restarts from the beginning. In single conversion modes (e.g., in cases a. and b.), conversion does not restart when the halt is released (The converter remains stopped).

Table 3.11,2 shows the relationship between the AD conversion modes and interrupt requests.

Table 3.11.2 Relationship between AD Conversion Modes and Interrupt Requests

		$\overline{}$				
Mode	Interrupt Request	ADMOD0				
wiode 🗸	Generation	<itm0></itm0>	<repeat></repeat>	<scan></scan>		
Channel fixed single conversion mode	After completion of conversion	Х	0	0		
Channel scan single conversion mode	After completion of scan conversion	X	0	1		
Channel fixed repeat conversion mode	Every conversion Every forth conversion	0	1	0		
Channel scan repeat conversion mode	After completion of every scan conversion	Х	1	1		

X: Don't care

(5) AD conversion time

 $84 \text{ states } (5.1 \ \mu s \ at \ fFPH = 33 \ MHz)$ are required for the AD conversion for one channel.

(6) Storing and reading the results of AD conversion

The AD conversion data upper and lower registers (ADREG04H/L to ADREG37H/L) store the AD conversion results. (ADREG04H/L to ADREG37H/L are read-only registers.)

In channel fixed repeat conversion mode, the conversion results are stored successively in registers ADREG04H/L to ADREG37H/L. In other modes, the AN0 and AN4, AN1 and AN5, AN2 and AN6, and AN3 and AN7 conversion results are stored in ADREG04H/L, ADREG15H/L, ADREG26H/L and ADREG37H/L respectively.

Table 3.11.3 shows the correspondence between the analog input channels and the registers which are used to hold the results of AD conversion.

Table 3.11.3 Correspondence between Analog Input Channels and AD Conversion Result Registers

	AD Conversion	Result Register
Analog Input Channel (Port 8)	Conversion Modes Other than at Right	Channel Fixed Repeat Conversion Mode (<itm0> = 1)</itm0>
AN0	ADREG04H/L	ADREG04H/L ←
AN1	ADREG15H/L	\ \ \
AN2	ADREG26H/L	ADREG15H/L
AN3	ADREG37H/L	\
AN4	ADREG04H/L	AĎŔEG26H/L
AN5 ((ADREG15H/L	V ADREG37H/L
AN6	ADREG26H/L	ABINEOSTIVE
AN7	ADREG37H/L	~

ADRXRF, bit0 of the AD conversion data lower register, is used as the AD conversion data storage flag. The storage flag indicates whether the AD conversion result register has been read or not. When a conversion result is stored in the AD conversion result register, the flag is set to 1. When either of the AD conversion result registers (ADREGXH or ADREGXL) is read, the flag is cleared to 0.

Reading the AD conversion result also clears the AD conversion end flag ADMOD0<EOCF to 0.

Example:

a. Convert the analog input voltage on the AN3 pin and write the result, to memory address 0800H using the AD interrupt (INTAD) processing routine.

```
Main routine:
              7 6 5 4 3 2 1 0
                                       Enable INTAD and set it to interrupt level 4.
INTE0AD
ADMOD1
           ← 1 1 X X 0 0 1 1
                                       Set pin AN3 to be the analog input channel.
                                       Start conversion in channel fixed single conversion mode.
ADMOD0 \leftarrow - - 0 0 X 0 0 1
Interrupt routine processing example:
                                       Read value of ADREG37L and ADREG37H into 16-bit
WA
           ← ADREG37
                                        general-purpose register WA.
WA
                                       Shift contents read into WA six times to right and zero-fill
           > > 6
                                       upper bits.
                                       Write contents of WA to memory address 0800H.
(0800H)
           ← WA
```

b. This example repeatedly converts the analog input voltages on the three pins ANO, AN1 and AN2, using channel scan repeat conversion mode.

```
INTEOAD  

O 0 0 - - - - Disable fNTAD.

ADMOD1  

ADMOD0  

O 0 X 1 1 - 1 Set pins AN0 to AN2 to be the analog input channels.

Start conversion in channel scan repeat conversion mode.
```

3.12 Watchdog Timer (Runaway detection timer)


The TMP91C824 features a watchdog timer for detecting runaway.

The watchdog timer (WDT) is used to return the CPU to normal state when it detects that the CPU has started to malfunction (Runaway) due to causes such as noise.

When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU. Connecting the watchdog timer output to the reset pin internally forces a reset. (The level of external RESET pin is not changed)

3.12.1 Configuration

Figure 3.12.1 is a block diagram of he watchdog timer (WDT)



Note: It needs to care designing the total machine set, because watchdog timer can't operate completely by external noise.

The watchdog timer consists of a 22-stage binary counter which uses the system clock (fsys) as the input clock. The binary counter can output fsys/ 2^{15} , fsys/ 2^{17} , fsys/ 2^{19} and fsys/ 2^{21} .




Figure 3.12.2 NORMAL Mode

The runaway is detected when an overflow occurs, and the watchdog timer can reset device. In this case, the reset time will be between 22 and 29 states (21.3~28.1 µs at fosch = 33MHz, ffph = 2.2 MHz) is ffph/2, where ffph is generated by diving the high-speed oscillator clock (fosch) by sixteen through the clock gear function.




Figure 3.12,3 Reset Mode



3.12.2 Control Registers

The watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog timer mode register (WDMOD)
 - a. Setting the detection time for the watchdog timer in <WDTP1:0>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway. After reset, this register is initialized to WDMOD<WDTP1:0> = 00.

The detection times for WDT are shown in Figure 3.12.4)

b. Watchdog timer enable/disable control register < WDTE>

After reset, WDMOD<WDTE> is initialized to 1, enabling the watchdog timer. To disable the watchdog timer, it is necessary to set this bit to 0 and to write the disable code (B1H) to the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting <WDTE> to 1.

c. Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR is initialized to 0 on reset, a reset by the watchdog timer will not be performed,

(2) Watchdog timer control register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

Disable control the watchdog timer can be disabled by clearing WDMOD<WDTE> to 0 and then writing the disable code (B1H) to the WDCR register.

Enable control

Set WDMOD<WDTE> to 1.

Watchdog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

WDCR $\leftarrow 0 \ 1 \ 0 \ 0 \ 1 \ 1 \ 0$ Write the clear code (4EH).


Note1: If it is used disable control, set the disable code (B1H) to WDCR after write the clear code (4EH) once.

(Please refer to setting example.)

Note2: If it is changed Watchdog timer setting, change setting after set to disable condition once.

7 6 5 4 3 2 1 0 WDMOD Bit symbol WDTE WDTP1 WDTP0 I2WDT RESCR (0300H)Read/Write R/W R/W R/W R/W After reset 0 0 0< 0 0 WDT Select detecting time Function IDLE2 : Internally Always 00: 2¹⁵/f_{SYS} control 0: Stop connects write 0 01: 2¹⁷/f_{SYS} WDL out to 1: Enable 1: Operate the reset 10: 2¹⁹/f_{SYS} 11: 2²¹/f_{SYS} Watchdog timer out control Connects WDT out to a reset IDLE2 control)o) Stop Operation Watchdog timer detection time at fc = 33 MHz, fs = 32.768 kHz Watchdog Timer Detection Time SYSCR1 SYSCR1 Gear Value WDMOD<WDTP1:0> System Clock Selection <SYSCK> <GEAR2:0> 00 .01 10 11 1 (fs) XXX 2.0 8.0 \ \$ 32.0 s 128.0 s 000 (fc) 1.99 ms 7.94/m/s 31.78 ms 127.10 ms 001 (fc/2) 3.97 ms 15.89 ms 63.55 ms 254.20 ms 0 (fc) 010 (fc/4) 7.94/ms 31.78 ms 127.10 ms 508.40 ms 011 (fc/8) 15,89 ms 63.55 ms 254.20 ms 1016.80 ms 100 (fc/16) 31.78 ms 127.10 ms 508.40 ms 2033.60 ms Watchdog timer enable/disable control Disabled Enabled Figure 3.12.4 Watchdog Timer Mode Register

WDCR (0301H) Prohibit readmodifywrite



Disable/clear WDT

B1H
Disable code

4EH
Clear code
Others
Don't care

3.12.3 Operation

The watchdog timer generates an INTWD interrupt when the detection time set in the WDMOD<WDTP1:0> has elapsed. The watchdog timer must be cleared 0 by software before an INTWD interrupt will be generated. If the CPU malfunctions (e.g., if runaway occurs) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter will overflow and an INTWD interrupt will be generated. The CPU will detect malfunction (Runaway) due to the INTWD interrupt and in this case it is possible to return to the CPU to normal operation by means of an antimalfunction program.

The watchdog timer works immediately after reset.

The watchdog timer does not operate in IDLE1 or STOP mode, as the binary counter continues counting during bus release (when BUSAK goes low).

When the device is in IDLE2 mode, the operation of WDT depends on the WDMOD<12WDT> setting. Ensure that WDMOD<12WDT> is set before the device enters IDLE2 mode.

Example:

- a. Clear the binary counter.
 - WDCR ← 0 1 0 0 1 1 1 0√

Write the clear code (4EH).

b. Set the watchdog timer detection time to $2^{17}/f_{\rm SYS}$

c. Disable the watchdog timer.

WDMOD
$$\leftarrow$$
 0 - - X X - WDCR \leftarrow 1 0 1 1 0 0 0


Clear WDTE to 0.
Write disable code (B1H).



3.13 Real Time Clock (RTC)

3.13.1 Function Description for RTC

(1) Clock function (Second, minute, Hour, day of the week, day Month and leap year)




(3) 24- or 12-hour (AM/PM) clock function

 $(4) \pm 30$ second adjustment function (by software)

(5) Alarm output 1Hz/16Hz (from ALARM pin)

(6) Interrupt generate by Alarm output 1Hz/16Hz

3.13.2 Block Diagram



Note 1: The Christian era year column:

This product has year column toward only lower two columns. Therefore the next year in 99 works as 00 years. In system to use it, please manage upper two columns with the system side when handle year column in the Christian era.

Note 2: Leap year:

A leap year is the year, which is divisible with 4, but the year, which there is exception, and is divisible with 100 is not a leap year. However, the year, which is divisible with 400, is a leap year. But there is not this product for the correspondence to the above exception. Because there are only with the year which is divisible with 4 as a leap year, please cope with the system side if this function is problem.

3.13.3 Control Registers

Table 3.13.1 PAGE 0 (Clock function) Registers

Symbol	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Function	Read/Write
SECR	0320H		40 s	20 s	10 s	8 s	4 s	2 s	1 s	Second column	R/W
MINR	0321H		40 min.	20 min.	10 min.	8 min.	4 min.	2 min.	1 min.	Minute column	R/W
HOURR	0322H			20 /PM/AM	10 hours	8 hours	4 hours	2 hours	1 hour	Hour-column	R/W
DAYR	0323H						W2	W	WO/	Day of the week column	R/W
DATER	0324H			Day 20	Day 10	Day 8	Day 4	Day 2	Day 1	Day column	R/W
MONTHR	0325H				Oct.	Aug.	Apr.	Feb (Jan.	Month column	R/W
YEARR	0326H	Year 80	Year 40	Year 20	Year 10	Year 8	Year 4	Year 2	Year 1	Year column (Lower two columns)	R/W
PAGER	0327H	Interrupt enable			Adjust- ment function	Clock enable	Alarm enable		PAGE setting	PAGE register	W, R/W
RESTR	0328H	1HZ enable	16HZ enable	Clock reset	Alarm reset		Always	write "0"		Reset register	Write only

Note: As for SECR, MINR, HOURR, DAYR, MONTHR, YEARR of PAGE0, current state is read when read it.

Table 3.13.2 PAGE 1 (Alarm function) Registers

Symbol	Address	Bit7	Bit6	Bit5	Bit4	>Bit3	Bit2	Bit1	Bit0	Function	Read/Write
SECR	0320H										R/W
MINR	0321H		40 min.	20 min.	10 min.	8 min.	4 min.	2 min.	1 min.	Minute column for alarm	R/W
HOURR	0322H			20 /PM/AM	10 hours	8 hours	4 hours	2 hours	1 hour	Hour column for alarm	R/W
DAYR	0323H				<		W2	W1	W0	Day of the week column for alarm	R/W
DATER	0324H			Day 20	Day 10	Day 8	Day 4	Day 2	Day 1	Day column for alarm	R/W
MONTHR	0325H		\wedge						24/12	24-hour clock mode	R/W
YEARR	0326H					>		Leap-yea	ar setting	Leap-year mode	R/W
PAGER	0327H	Interrupt enable				Clock enable	Alarm enable		PAGE setting	PAGE register	W, R/W
RÉSTR	0328H	1HZ enable	16HZ enable	Clock reset	Alarm reset		Always	write "0"		Reset register	Write only

Note: As for MINR, HOURR, DAYR, MONTHR, YEARR of PAGE1, current state is read when read it.

3.13.4 Detailed Explanation of Control Register

RTC is not initialized by reset.

	The	refore, al	ll registe	rs mu	st b	e initial	ized at t	he beginn	ing of th	ie progra	m.		
	(1) S	econd co	lumn re	gister	(for	PAGE0	only)		(
		7	6		5	5	4	3	2	()	>	0	
SECR	Bit symbol		SE	6	SE	≣5	SE4	SE3	SE2	SE	1	SE0	
(0320H)	Read/Write							R/Ŵ					
After reset Undefined								//					
	Function	"0" is read	d. 40 s	ec.	20 s	sec.	10 sec.	8 sec	4 sec.	2 se	∋с.	1 sec.	
			colu	mn	colu	ımn	column	column	column	n colu	mn	column	
		ı	1	1	-		T-						
			0	0		0	0	$\sqrt{0}$	> 0	0		Q s	
			0	0		0	0	/0/	0	1		1 s	
			0	0		0	0/	0	1	0		2 s	
			0	0		0	0\\	()0)	1	(1)		3 s	
			0	0		0	0	\mathcal{L}_{1}	0 4	000		/	
				0			(0)	1	0	1			
			0	0		- 1	0	1	1/		<u> </u>	6 s	
			0	0		0	(0)	1	1	() 1)		7 s	
			0	0		0	1		0 4	<u></u>			
						7(0/	\	1	\vee	1			
			0	0	\mathcal{A}	\ <u>\</u>	0	0	(O)	0		10 s	
		i	ı	1	(,/	$\overline{}$	/	(;)	\				
						<u></u>	_	0	1 1				
			0	(1		0	0	0	/ 0	0	2	20 s	
			0 0 0 0	0 0 0 0		0 0 0 0 0	0 0 0 0 0 0 0 0	0 1 1 1 0 0 0	0 0	0 0 0		3 s 4 s 5 s 6 s	

0

0 0 39 s 0 0 0 40 s 9 0 49 s 0 0 0 0 0 50 s 0 59 s

0

0

0

0

0

Note: Do not set the data other than showing above.

0

29 s

30 s

(2) Minute column register (for PAGE0/1)

М (03

	7	6		5	4	3	2	1	_	0
Bit symbol		MI6	ı	MI5	MI4	MI3	MI2	MI	1	MIO
Read/Write						R/W	_			
After reset						Undefined				1
Function	"0" is read.	40 min,		min,	10 min,	8 min,	4 min,	2 m		1 min,
		column	СО	lumn	column	column	column	colu	mn	column
		0	0	0	0	0	(0//	0		min.
		0	0	0	0	0	0	// 1		min.
		0	0	0	0	0		0		min.
		0	0	0	0	0 (1)>	1		min.
		0	0	0	0		0	1	0	min. Min.
	<u> </u>	0	0	0	0	d(1	> 1	0 ~		min.
	F	0	0	0	0	1	1	1()		min.
		0	0	0	1(7/0	0	0		min.
		0	0	0	1	()0	0			min.
		0	0	1	0	0	0	100		min.
		•			7(/	>:				
		0	0	1,		0	d (\bigcirc	19	9 min.
		0	1	0	0	0	_0	\mathcal{J}_{\emptyset}	20) min.
		,				: /	(7)			
	_	0	1 /	70	1	0	$\vee_{0})$	1		9 min.
		0	1 🗸	(1)	0 /	0	0	0	30) min.
		1			_ <<	:	\	1		
		0	(1)	1	1	0)) 0	1		9 min.
		1	/0) 0	0	: 0	/ 0	0	40) min.
		4	<u>(0)</u>			1	0	4	44) i
		1	0	0	0	0	0	0		9 min.
				<u> </u>		>	U	U	50) min.
	$\overline{\Box}$	7/1	0	1		0	0	1	50	9 min.
	\sim	V/)					U	<u>'</u>	0.	<i>7</i> 1111111.

(3) Hour column register (for PAGE0/1)

a. In case of 24-hour clock mode (MONTHR<MO0>=1) of PAGE1

HOURR
(0322H)

	7	6	5	4	3	2⁄	1	0			
Bit symbol			HO5	HO4	HO3	HO2	HO1	HO0			
Read/Write					R/	w (
After reset				Undefined							
Function	"0" is	read.	20 hour	10 hour	8 hour	4 hour	2 hour	1 hour			
			column	column	column	(column 🔿	column	column			

				_ /	
0	0	0 (0	0 o'clock
0	0	0 ($\langle 6 \rangle$	1	1 o'clock
0	0	0		0	2 o'clock
		~ (:\		(
0	1	Q	0	0 <	8 o'clock
0	1/	0	0	1/2	9 o'clock
1	o((/	/ (0	0_	0	10 o'clock
			\Diamond	~ ~~	
1		0	0	1	19 o'clock
0 (10	O	0/~		20 o'clock
4		:			
	0	0	1	\sim /1	23 o'clock
	0 0 0 0 1	0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		

Note: Do not set the data other than showing above.

b. In case of 12-hour clock mode (MONTHR<MO0>=0) of PAGE1

HOURR (0322H)

	7	6	5	4	3) 2	1	0
Bit symbol		7	HO5	HO4	HQ3	HO2	HO1	HO0
Read/Write		t 		^	R/	W		
After reset		4			Unde	fined		
Function	"0" is	read.	DNA/ANA	10 hour	8 hour	4 hour	2 hour	1 hour
		\Rightarrow	PM/AM	column	column	column	column	column

		_ /				
0		0	0	0	0	0 o'clock (AM)
0)	0	0	0	1	1 o'clock
0	9	0	0	1	0	2 o'clock
			:			

Q	0	1	0	0	1	9 o'clock
0	1	0	0	0	0	10 o'clock
0	1	0	0	0	1	11 o'clock
1	0	0	0	0	0	0 o'clock
						(PM)
1	0	0	0	0	1	1 o'clock

Note: Do not set the data other than showing above.

(4) Day of the week column register (for PAGE0/1)

DAYR (0323H)

	7	6	5	4	3	2	1	0
Bit symbol						WE2	WE1	WE0
Read/Write						<	R/W	
After reset							Undefined	
Function		"0" is read.					W1	W0

			1 12
0	0 /		Sunday
0 <	0	7/	Monday
0	1\^		Tuesday
0 /	$\frac{1}{\sqrt{100}}$	1	Wednesday
1 (0) 0	Thursday
1		1	Friday
(1) _	0	Saturday

Note: Do not set the data other than showing above.

(5) Day column register (for PAGE0/1)

DATER (0324H)

	-	O		\ \	/)]						
	7	6	5	4)3	ž	4/)) o			
Bit symbol			DA5	DA4	DA3	DA2	DA1	DA0			
Read/Write			/	R/W							
After reset			_		Unde	efined	//				
Function	"0" is	read.	Day 20	Day 10	Day 8	Day 4	Day 2	Day 1			
	$\mathcal{A}(\mathcal{A})$										
			0/0	0	0	0	0	0			

0 0 0 0 0 1 1st day 0 0 0 0 1 0 2nd day 0 0 0 0 1 1 3rd day 0 0 0 1 0 0 4th day 0 0 0 1 9th day	- / \	-	,)	,	-			
0 0 0 0 1 1 3rd day 0 0 0 1 0 0 4th day 0 0 1 9th day	0	0	0//	0	0	1	1st day			
0 0 0 1 0 0 4th day	0	0	0	0)) 1	0	2nd day			
0 0 1 9th day	((0)	0	0		/ 1	1	3rd day			
0 0 1 9th day		0	0	1	0	0	4th day			
0 0 1 9th day	^ ^	^								
	(0(0	1	0	0	1	9th day			

/0/	U	(1	\	U	l l	9iii day
<u></u>	1 ,	10	0	0	0	10th day
0	1	/20/	0	0	1	11th day
		> ~				

0/ / // //	O	0		Totti day
1 0 0	0	0	0	20th day
	•			•
1	0	0	1	20th day

1		1	0	0	1	29th day
1	1	0	0	0	0	30th day
1	\searrow	0	0	0	1	31st day
$\overline{}$						

Note1: Do not set the data other than showing above.

Note2: Do not set the day which is not existed. (ex: 30th Feb)

(6) Month column register (for PAGE0 only)

MONTHR (0325H)

		7	6	5	4	3	2	1	0	
I	Bit symbol				MO4	MO4	MO2	MO1	MO0	
	Read/Write				R/W					
	After reset				Undefined					
	Function		"0" is read.		10 months	8 months	4 months	2 months	1 month	

) [~
0	0	0	0)) /	January
0	0	0_	(1)	/ \ 0	February
0	0	0	\ \\\) 1)	March
0	0	1 /	0	0	April
0	0	1 ((0	1	May
0	0	1	\mathcal{A}	0	June
0	0) 1	1	July
0	1 4	7(0)	\searrow_0	0	August
0	1	0	0	1 (September
1	0	\ \{\partial \chi \chi \chi \chi \chi \chi \chi \chi	0	0	October
1	\o\\) ø	0 🔷	. 1	November
1 (0		1	0	December

Note: Do not set the data other than showing above.

(7) Select 24-hour clock or 12-hour clock (for PAGE1 only)

MONTHR (0325H)

	7	6	5	4	3	(2)	1	0
Bit symbol				7				MO0
Read/Write		7	7					R/W
After reset		7	\neq					Undefined
Function				O :				1: 24-hour
				"0" is read.				0: 12-hour

(8) Year column register (for PAGE0 only)

YEARR (0326H)

	7	6	5	4	3	2	1	0				
Bit symbol	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0				
Read/Write		R/W ^										
After reset		Undefined										
Function	80 Years	40 Years	20 Years	10 Years	8 Years	4 Years	2 Years	1 Year				

) [~	
0	0	0	0	0	0	0	0	00 years
0	0	0	0	0 ^	0(7/0\	1	01 years
0	0	0	0	0 <	\ o\\		0	02 years
0	0	0	0	0		<u> 1</u>	1	03 years
0	0	0	0	0 ((1)	> 0	0	04 years
0	0	0	0	0_	\sum	0	1	05 years
1	0	0	1	$\langle 1 \rangle$	79	0	21	99 years

Note: Do not set the data other than showing above.

(9) Leap-year register (for PAGE1 only)

YEARR (0326H)

				•			
	7	6	5	4	3	2	1 0
Bit symbol					7		LEAP1 LEAP0
Read/Write					f		R/W
After reset				$\frac{1}{2}$	/		Undefined
Function			4				00: Leap year 01: One year after
					_	\	leap year
			0 is	read.			10: Two years after leap year
))			11: Three years
			$\supset \sim$	/	\wedge	~	after leap year

20	0	Current year is leap year			
		Present is next year of a leap			
0	ı	year			
	0	Present is two years after a			
1	0	leap year			
4	4	Present is three years after			
1	1	leap year			

(10) PAGE register setting (for PAGE0/1)

PAGER (0327H) Read-modify write instruction are prohibited

		0	0 .		•				
		7	6	5	4	3	2	1	0
	Bit symbol	INTENA			ADJUST	ENATMR	ENAALM		PAGE
	Read/Write	R/W			W	R/	w _		R/W
,	After reset	0			Undefined	Unde	efined		Undefined
	Function	INTRTC 0: Disable 1: Enable	"0" is	read.	0:Don't care 1:Adjust		ALARM 0: Disable 1: Enable	"0" is read.	PAGE selection
		i. Ellable				i. Eliable	I. Enable		

Note: Pleas keep the setting order below and don't set same time.

(Set difference time to Clock/Alarm setting and interrupt setting)

(Example) Clock setting/Alarm setting

ld (pager), 0ch : Clock, Alarm enable

Id (pager), 8ch : Interrupt enable

PAGE	0 Select Page0	\(\)
	1 Select Page1	

	Don't care
1	Adjust sec. counter.
	When set this bit to "1" the sec. counter become to
7("0" when the value of sec. counter is 0 - 29. And in
ADJUST	case that value of sec. counter is 30-59, min.
7.50001	counter is carried and become sec. counter to "0".
	Output Adjust signal during 1 cycle of f _{SYS} . After
	being adjusted once, Adjust is released
	automatically.
	(PAGE0 only)

(11) Reset register setting (for PAGEO/1)

RESTR (1328H) Read-modify write instruction are prohibited

	0 1 1	// (\0.		11				
	7 /	<u>6</u>	5	3 4	3	2	1	0
Bit symbol	DIS1Hz	DIS16Hz	RSTTMR	RSTALM	RE3	RE2	RE1	RE0
Read/Write	W							
After reset				Unde	fined			
Function	1Hz	16Hz	1: Clock	1:				
$\langle \rangle \rangle$	0: Enable	0: Enable	reset	Alarm reset		Always	write "O"	
7/	1: Disable	1: Disable				Always	WITE U	
~ \	()	()						

DOTALM	0	Unused
RSTALM	1	Reset alarm register

Note: When write "1", reset alarm during 1 cycle of f_{SYS}. After that, reset is released automatically.

DCTTMD	0	Unused
RSTTMR	1	Reset divider


Note: When write "1", reset alarm during 1 cycle of f_{SYS}. After that, reset is released automatically.

<dis1hz></dis1hz>	<dis16hz></dis16hz>	(PAGER) <enaalm></enaalm>	Source signal
1	1	1	Alarm
0	1	0	1Hz
1	0	0	16Hz
	Output "0"		

3.13.5 Operational Description

(1) Reading Clock data

There is the case which reads wrong data when carry of the inside counter happens during the operation which Clock data reads. Therefore, please read two times with the following way for reading correct data.



(2) Timing of INTRTC and Clock data

When time is read by interrupt, read clock data within 0.5s(s) after generating interrupt. This is because count up of clock data occurs by rising edge of 1Hz pulse cycle.



(3) Writing Clock data

When there is carry on the way of write operation, expecting data can not be wrote exactly.

Therefore, in order to write in data exactly please follow the below way.

1. Reset for a divider

Inside of RTC, there is 15 stage divider which generates 1 Hz clock from 32.768 kHz. Carry of a Clock is not done for 0.5 second when reset this divider. So write in data during this interval.





Figure 3.13.4 Flowchart of Data Write

2. Disabling the Clock

Carry of a clock is prohibited when write "0" to PAGER<ENATMR> and can prevent malfunction by 1s carry hold circuit. During a clock prohibited, 1s carry hold circuit holds one second carry signal, which is generated from divider. After becoming clock enable state, output the carry signal to clock and revise time and continue operation. However, clock is late when clock-disabling state continues for one second or more.



3.13.6 Explanation of the Alarm Function

Can use alarm function by setting of register of PAGE1 and output either of three signals from ALARM pin as follows by write "1" to PAGER<PAGE>. INTRTC outputs 1shot pulse when the falling edge is detected. RTC is not initializes by RESET. Therefore, when clock or alarm function is used, clear interrupt request flag in INTC (interrupt controller).

- (1) In accordance of alarm register and the Clock, output 0
- (2) Output clock of 1 Hz
- (3) Output clock of 16 Hz
- (1) In accordance with alarm register and a clock, output ("0"

When value of a clock of PAGE0 accorded with alarm register of PAGE1 with a state of PAGER<ENAALM>= "1", output "0" to ALARM pin and occur INTRTC.

Follows are ways using alarm.

Initialization of alarm is done by writing in "1" at RESTR<RSTALM>, setting value of all alarm becomes don't care. In this case, always accorded with value of a clock and request INTRTC interrupt if PAGER<ENAALM> is "1".

Setting alarm min., alarm hour, alarm day and alarm the day week are done by writing in data at each register of PAGE1.

When all setting contents accorded, RTC generates INTRTC interrupt, if PAGER<INTENA><ENAALM> is "1". However, contents (don't care state) which does not set it up is considered to always accord.

The contents, which set it up once, cannot be returned to don't care state in independence. Initialization of alarm and resetting of alarm register set to "Don't care".

The following is an example program for outputting alarm from ALARM pin at noon (PM12:00) every day.

```
(PAGER), 09H
                                         Alarm disable, setting PAGE1
  LD
           (RESTR), DOH
                                         Alarm initialize
  ЬĎ
           (DAYR), 01H
                                        λλΛO
  ĹΏ
  ĽĎ.
           (DATAR),01H
                                         day
  ĽĎ
           (HOURR), 12H
                                        Setting 12 o'clock
           (MINR), 00H
                                         Setting 00 min
                                         Set up time 31 µs (Note)
 LD
           (PAGER), 0CH
                                         Alarm enable
           (PAGER), 8CH
                                        Interrupt enable)
(LD
```

When CPU is operated by high frequency oscillation, it may take a maximum of one clock at 32 kHz (about 30µs) for the time register setting to become valid. In the above example, it is necessary to set 31µs of set up time between setting the time register and enabling the alarm register.

Note: This set up time is unnecessary when you use only internal interruption.

(4) When output clock of 1 Hz

RTC outputs clock of 1 Hz to \overline{ALARM} pin by setting up PAGER<ENAALM> = 0, RESTR<DIS1HZ> = 0, <DIS16HZ> = 1. And RTC generates INTRTC interrupt by falling edge of the clock.

(5) When output clock of 16 Hz

RTC outputs clock of 16 Hz to ALARM pin by setting up PAGER ENAALM> = 0, RESTR<DIS1HZ> = 1, <DIS16HZ> = 0. And RTC generates INTRTC interrupt by falling edge of the clock.



3.14 Melody/Alarm Generator (MLD)

TMP91C824 incorporates melody function and alarm function, both of which are output from the MLDALM pin. 5 kinds of fixed cycle interrupts are generated by the 15-bit free-run counter, which is used for alarm generator.

Features are as follows.

• Melody generator

The melody function generates signals of any frequency (4 Hz to 5461 Hz) based on low-speed clock (32.768 kHz) and outputs several signals from the MLDALM pin.

By connecting a loud speaker outside, melody tone can sound easily.

• Alarm generator

The alarm function generates 8 kinds of alarm waveform having a modulation frequency (4096 Hz) determined by the low-speed clock (32.768 kHz). And this waveform is able to invert by setting a value to a register.

By connecting a loud speaker outside, alarm tone can sound easily.


And also 5 kinds of fixed cycle (1 Hz, 2 Hz, 64 Hz, 512 Hz and 8192 Hz) interrupts are generated by the free-run counter which is used for alarm generator.

This section is constituted as follows.

- 3.14.1 Block Diagram
- 3.14.2 Control Registers
- 3.14.3 Operational Description
 - (1) Melody generator
 - (2) Alarm generator



3.14.1 Block Diagram



3.14.2 Control Registers

ALM Register

ALM (0330H)

	7	6	5	4	3	2	_ 1	0
Bit symbol	AL8	AL7	AL6	AL5	AL4	AL3	AL2	AL1
Read/Write		R/W						
After reset	0	0	0	0	0	0	(Q)	
Function		Setting alarm pattern						

MELALMC Register

MELALMC (0331H)

ľ		7	6	5	4	3	2	\mathcal{I}	0
С	Bit symbol	FC1	FC0	ALMINV	ı	-		> -	MELALM
	Read/Write	R	W	R/W	R/W	R/W	RW	R/W	R/W
	After reset	0	0	0	0	0 (0	0	9
	Function	Free-run counter control		Alarm			Output		
		00: Hold		waveform				$\langle \rangle$	waveform
		01: Restart		invert	(\bigcirc)				select
		10: Clear		1: Invert		$(\vee /))$	<	> (0: Alarm
		11: Clear ar	nd start					1	1: Melody

Note 1: MELALMEC<FC1> is read always 0.

Note 2: When setting MELALMC register except <FC1:0> during the free-run counter is running, <FC1:0> is kept 01.

MELFL Register

MELFL (0332H)

	7	6	_5\	\ 4	<3	\2	1	0	
Bit symbol	ML7	ML6	ML5	ML4	ML3	ML2	ML1	ML0	
Read/Write		1		R/	w	\ /			
After reset	0		0	0		0	0	0	
Function		Setting melody frequency (Lower 8 bits)							

MELFH Register

MELFH (0333H)

	/	/ / / ^		7-9				
	7	V/6))	5	4	₹ 3	2	1	0
Bit symbol /	MELON			7944	ML11	ML10	ML9	ML8
Read/Write	R/W			\mathcal{A}		RΛ	N	
After reset	0				0	0	0	0
Function	Control	<		>	Setting	melody frequ	iency (Upper	4 bits)
	melody							
	counter			,				
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	0: Stop &	\wedge		/				
	clear							
	1: Start	(1)						

ALMINT Register

ALMINT (0334H)

\int	7\		5	4	3	2	1	0
Bit symbol		f	_	IALM4E	IALM3E	IALM2E	IALM1E	IALM0E
Read/Write		γ	R/W			R/W		
After reset			0	0	0	0	0	0
Function			Always write 0	1: I	nterrupt enat	ole for INTAL	M4 to INTAL	.M0

3.14.3 Operational Description

(1) Melody generator

The melody function generates signals of any frequency (4 Hz to 5461 Hz) based on low-speed clock (32.768 kHz) and outputs the signals from the MLDALM pin.

By connecting a loud speaker outside, melody tone can sound easily.

(Operation)

At first, MELALMC<MELALM> have to be set as 1 in order to select melody waveform as output waveform from MLDALM. Then melody output frequency has to be set to 12-bit register MELFH, MELFL.

Followings are setting example and calculation of melody output frequency.

(Formula for calculating of melody waveform frequency)

at fs = 32.768 [kHz]

 $melody\ output\ waveform$

 $MLD[Hz] = 32768/(2 \times N + 4)$

setting value for melody

N = (16384/fMLD) - 2

(notice: N = 1 to 4095(001H to FFFH), 0 is not acceptable)

(Example program)

In case of outputting La musical scale (440 Hz)

LD (MELALMC) -- XXXX1B , select melody waveform

LD (MELFL), 23H

N = 16384/440 - 2 = 35.2 = 023H

LD (MELFH), 80H

🕏 start to generate waveform

(Refer to Basic musical scale setting table)

		/ / ^	
	Scale	Frequency [Hz]	Register Value: N
) c	264	O3CH
	6	297	√/ 035H
/	ш	330	030H
	(F)	352	02DH
	G	396	027H
7	Α	440	023H
	В		01FH
	С	528	01DH

(2) Alarm generator

The alarm function generates 8 kinds of alarm waveform having a modulation frequency 4096 Hz determined by the low-speed clock (32.768 kHz). And this waveform is reversible by setting a value to a register.

By connecting a loud speaker outside, alarm tone can sound easily.

5 kinds of fixed cycle (1 Hz, 2 Hz, 64 Hz, 512 Hz and 8192 Hz) interrupts are generated by the free-run counter, which is used for alarm generator.

(Operation)

At first, MELALMC<MELALM> have to be set as o in orders to select alarm waveform as output waveform from MLDALM. Then 10 be set on MELALMC<FC1:0> register, and clear internal counter. Finally alarm pattern has to be set on 8-bit register of ALM. If it is inverted output data, set <ALMINV> as invert.

Followings are example program, setting value of alarm pattern and waveform of each setting value.

(Setting value of alarm pattern)

Setting Value for ALM Register	Alarm Waveform
00H	0 fixed
01H	AL1 pattern
02H	AL2 pattern
04H	AL3 pattern
08H	AL4 pattern
10H	AL5 pattern
20H	AL6pattern\
40H())	AL7 pattern
80H	AL8 pattern
Other \	Undefined
	(do not set)

(Example program)

In case of outputting AL2 pattern (31.25 ms/8 times/1 s)

LĎ (MELALMC), COH

; set output alarm waveform

; free-run counter start

LD (ALM), 02H

; set AL2 pattern, start

AL1 pattern (Continuous output) AL2 pattern (8 times/1 s) → 31.25 ms 1 s AL3 pattern 500 ms (once) 2 AL4 pattern (Twice/1 s) 62.5 ms 1 s 2 3 AL5 pattern (3 times/1 s) 62.5 ms AL6 pattern (once) 62.5 ms AL7 pattern (Twice) 62.5 ms AL8 pattern (once)

Example: Waveform of alarm pattern for each setting value: Not invert

4. Electrical Characteristics


4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating Unit
Power supply voltage	Vcc	-0.5 to 4.0
Input voltage	VIN	-0.5 to Vcc + 0.5
Output current	IOL	2
Output current	IOH	-2 A mA
Output current (total)	ΣIOL	80 \ () \ \mathre{\chi} mA
Output current (total)	ΣΙΟΗ	-80
Power dissipation (Ta = 85°C)	PD	600 mW
Soldering temperature (10 s)	TSOLDER	260
Storage temperature	TSTG	-65 to 150 °C
Operating temperature	TOPR	-40 to 85

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.


Solderabilit	y of lead	d free produc	ts
--------------	-----------	---------------	----

Test parameter	Test condition	Note
Solderability	Use of Sn-37Pb solder Bath Solder bath temperature = 230°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux Use of Sn-3.0Ag-0.5Cu solder bath Solder bath temperature = 245°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux (use of lead free)	Pass: solderability rate until forming ≥ 95%



4.2 DC Characteristics (1/2)

	Parameter	Symbol	Conditio	on	Min	Typ. (Note)	Max	Unit
	r supply voltage	1/00	fc = 2 to 33 MHz	fs = 30 to	2.7		0.0	,,
`	C = DVCC) S = DVSS = 0 V)	VCC	fc = 2 to 10 MHz	34 kHz	1.8		3.6	V
	D0 to D15	VIL	Vcc ≥ 2.7V				0.6	
	D0 t0 D13	VIL	Vcc < 2.7V			\sum_{λ}	0.2 Vcc	
<u>Φ</u>	P52 to PD7	VIL1	Vcc ≥ 2.7V	4			0.3 Vcc	
ltag	(Except PB3)	VILI	Vcc < 2.7V		7//	//	0.2 Vcc	
> >	RESET, NMI, PB3 (INT0)	VIL2	Vcc ≥ 2.7V		-0.3		0.25 Vcc	
<u>o</u>	RESET, NWI, 1 BO (NYTO)	VILZ	Vcc < 2.7V		(-0.3)		0.15 Vcc	
Input low voltage	AM0 to AM1	VIL3	Vcc ≥ 2.7V				0.3	
_	AMO to AM I	VIL3	Vcc < 2.7V	\mathcal{A}			0.3	
	X1	VIL4	Vcc ≥ 2.7V		, ·		0.2 Vcc	
	<u> </u>	VIL4	Vcc < 2.7V		\rightarrow		0.1 Vcc	
			3.6V ≥ Vcc > 3.3V	(2.4 _			V
	D0 to D15	VIH	3.3V ≥ Vcc ≥ 2.7V		2.0	7	(/)	
			Vcc < 2.7V		0.7 Vcc	7//		
age	P52 to PD7	VIH1	Vcc ≥ 2.7V	$\overline{}$	0.7 Vc¢			
volt	(Except PB3)	VIHI	Vcc < 2.7V	\rightarrow	0.8 Vcc			
gh	RESET, NMI, PB3 (INT0)	VIH2	Vcc ≽2.7V		0.75 Vcc		Vcc + 0.3	
Input high voltage	RESET, NIVII, FBS (INTO)	VIHZ	Vcc < 2.7V		0.85 Vec			
ldu	ANG 4- AN4	\/II.IO	Vcc ≥ 2.7V		Vcc - 0.3			
	AM0 to AM1	VIH3	Vcc < 2.7V		Vcc - 0.3			
	V4	\/\	Vcc ≥ 2.7V		0.8 Vcc			
	X1	VIH4	Vcc < 2.7V		0.9/Vcc			
<u> </u>		1101	IOL ≠ 1.6 mA V	cc ≥ 2.7V	>/		0.45	
Outpu	t low voltage	NOT V	10L = 0.4 mA V	¢c < 2.7V	>		0.15 Vcc	.,
0	A leight and American	(()	IOH = -400 μA V	cc ≥ 2.7V	Vcc - 0.3		_	٧
Outpu	t high voltage	(VOH		cc < 2.7V	0.8 Vcc	_		





4.2 DC Characteristics (2/2)

Input leakage current Output leakage current Power down voltage	ILI ILO VSTOP	0.0 ≤ VIN ≤ Vcc 0.2 ≤ VIN ≤ Vcc − 0.2		0.02		
·		$0.2 \leq VIN \leq Vcc - 0.2$		0.02	±5	
Power down voltage	VSTOP			0.05	±10	μΑ
(at STOP, RAM back up)	V0101	VIL2 = 0.2 Vcc, VIH2 = 0.8 Vcc	1.8		> 3.6	V
RESET pull-up resistor	RRST	3.6 V ≥ Vcc ≥ 2.7 V Vcc = 2 V ± 10%	80	7/1	400 1000	kΩ
Pin capacitance	CIO	fc = 1 MHz			10	pF
Schmitt width RESET, NMI, INTO	VTH	Vcc ≥ 2.7 V Vcc < 2.7 V	0.4	0.9		V
Programmable pull-up resistor	RKH	3.6 V ≥ Vcc ≥ 2.7 V Vcc = 2 V ± 10%	80	/	400	kΩ
NORMAL (Note 2) IDLE2 IDLE1 NORMAL (Note 2) IDLE2 IDLE2 IDLE1		3.6 V ≥ Vcc ≥ 2.7 V fc = 33 MHz Vcc = 2 V ± 10% fc = 10 MHz (Typ.: Vcc = 2.0 V)		14.0 4.0 1.2 2.6 0.7	20.0 6.1 2:2 3.0 1/2 0.4	mA
SLOW (Note 2) IDLE2 IDLE1 SLOW (Note 2) IDLE2 IDLE1 STOP	Icc	$3.6 \text{ V} \ge \text{Vcc} \ge 2.7 \text{ V}$ $fs = 32.768 \text{ KHz}$ $Vcc = 2 \text{ V} \pm 10\%$ $fs = 32.768 \text{ kHz}$ $(\text{Typ.:-Vcc} \ge 2.0 \text{ V})$ $3.6 \text{ V} \ge \text{Vcc} \ge 1.8 \text{ V}$		17.5 7.0 5.0 10.5 4.5 3.0 0.2	30.5 13.5 10.0 13.0 6.5 4.5	μΑ

Note 1: Typical values are for when Ta = 25°C and Vcc = 3.0 V unless otherwise noted.

Note 2: Icc measurement conditions (NORMAL, SLOW);

All functions are operational; output pins are open and input pins are fixed. Data and address bus



4.3 AC Characteristics

(1) $Vcc = 3.0 V \pm 10\%$

No.	Parameter	Symbol	Vari	able	f _{FPH} = 3	33 MHz	Unit
140.	rarameter	Cyrribor	Min	Max	Min	Max	Offic
1	f _{FPH} period (= x)	t _{FPH}	30.3	31250	30.3		ns
2	A0 to A23 valid $\rightarrow \overline{RD} / \overline{WR} fall$	t _{AC}	x – 23		7		ns
3	$\overline{\text{RD}}$ rise \rightarrow A0 to A23 hold	tCAR	0.5x -13		(2))	ns
4	$\overline{\text{WR}} \text{ rise} \rightarrow \text{A0 to A23 hold}$	t _{CAW}	x – 13		(47/)		ns
5	A0 to A23 valid \rightarrow D0 to D15 input	t _{AD}		3.5x – 24		82	ns
6	\overline{RD} fall \rightarrow D0 to D15 input	t _{RD}		2.5x – 24 (51	ns
7	RD low width	t _{RR}	2.5x - 15		60		ns
8	$\overline{\text{RD}}$ rise \rightarrow D0 to A15 hold	t _{HR}	0		0		ns
9	WR low width	t _{WW}	2.0x - 15		√ 45	4	ns
10	D0 to D15 valid $\rightarrow \overline{\text{WR}}$ rise	t _{DW}	1.5x – 35		10		ns
11	$\overline{\text{WR}} \text{ rise} \rightarrow \text{D0 to D15 hold}$	twD	x – 25		5		ns
12	A0 to A23 valid $\rightarrow \overline{\text{WAIT}}$ input $\begin{pmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{pmatrix}$	t _{AW}		3.5x - 60	7	46	ns
13	$\overline{RD} / \overline{WR} \text{ fall} \rightarrow \overline{WAIT} \text{ hold} \qquad \begin{pmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{pmatrix}$	t _{CW}	2.5x + 0		76		ns
14	A0 to A23 valid → Port input	t _{APH}		3.5x - 89		17	ns
15	A0 to A23 valid → Port hold	t _{APH2}	3.5x	>	106))	ns
16	A0 to A23 valid \rightarrow Port valid	t _{APO}		3.5x + 60		166	ns

AC measuring conditions

• Output level: High = 0.7 Vec, Low = 0.3 Vec, CL = 50 pF

• Input level: High = 0.9 Vcc, Low = 0.1 Vcc

Note: Symbol x in the above table means the period of clock f_{FPH}, it's half period of the system clock f_{SYS} for CPU core. The period of f_{FPH} depends on the clock gear setting or the selection of high/low oscillator frequency.



(2) $Vcc = 2.0 V \pm 10\%$

No.	Parameter	Symbol	Vari	iable	10	MHz	Unit
NO.	raiailielei	Symbol	Min	Max	Min	Max	Offic
1	f _{FPH} period (= x)	tFPH	100	31250	100 <		ns
2	A0 to A15 valid $\rightarrow \overline{RD} / \overline{WR}$ fall	tAC	x - 46		54		ns
3	\overline{RD} rise \rightarrow A0 to A23 hold	tCAR	0.5x - 30		20		ns
4	$\overline{\text{WR}}$ rise \rightarrow A0 to A23 hold	tCAW	x - 26		74		ns
5	A0 to A23 valid $\rightarrow \overline{RD} / \overline{WR}$ fall	tAD		3.5x - 48		302	ns
6	\overline{RD} fall \rightarrow D0 to D15 input	tRD		2.5x <u>~</u> 48		2 02	ns
7	RD low width	tRR	2.5x - 30		220		ns
8	\overline{RD} rise \rightarrow D0 to D15 hold	tHR	0		6)	ns
9	WR low width	tWW	2.0x - 30		170	>	ns
10	D0 to D15 valid $\rightarrow \overline{WR}$ rise	tDW	1.5x - 70		80		ns
11	$\overline{\text{WR}}$ rise \rightarrow D0 to D15 Hold	tWD	x - 50		50		ns
12	A0 to A23 valid $\rightarrow \overline{\text{WAIT}}$ input $\begin{pmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{pmatrix}$	tAW	<	3.5x – 120	\	230 <	ns
13	$\overline{RD} / \overline{WR} \text{ fall} \rightarrow \overline{WAIT} \text{ hold} \qquad \begin{pmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{pmatrix}$	tCW	2.5x + 0	\rightarrow	250		ns
14	A0 to A23 valid → Port input	tAPH		3.5x – 50	\Diamond	300	ns
15	A0 to A23 valid \rightarrow Port hold	tAPH2	3.5x		350	7	/_ns/)
16	A0 to A23 valid → Port valid	tAPO		3.5x + 60		410	ns

AC measuring conditions


• Output level: High = 0.7 V, Low = 0.3 V, CL = 50 pF

• Input level: High = 0.9 V, Low = 0.1 V

Note: Symbol x in the above table means the period of clock f_{FPH}, it's half period of the system clock f_{SYS} for CPU core. The period of f_{FPH} depends on the clock gear setting or the selection of high/low oscillator frequency.




(3) Read cycle



Note: Since the CPU accesses the internal area to read data from a port, the control signals of external pins such as RD and GS are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.



(4) Write cycle



Note: Since the CPU accesses the internal area to write data to a port, the control signals of external pins such as WR and CS are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.



4.4 AD Conversion Characteristics


AVcc = Vcc, AVss = Vss

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Analog reference voltage (1)	VREFH	$3.6~V \geq V_{CC} \geq 2.7~V$	V _{CC} – 0.2 V	Vcc	Vcc	
Analog reference voltage (+)	VKEFN	$V_{CC} = 2 V \pm 10\%$	V _{CC}	Vcc (Vcc	
Analog reference voltage (-)	VREFL	$3.6~V \geq V_{CC} \geq 2.7~V$	V_{SS}	Vss	Vss + 0.2 V	V
Analog reference voltage (–)	VKEFL	$V_{CC} = 2 V \pm 10\%$	V_{SS}	/Vss	Vss	
Analog input voltage range	VAIN		VREEL		V_{REFH}	
Analog current for analog		$3.6~V \geq V_{CC} \geq 2.7~V$		0.94	1.35	
reference voltage <vrefon> = 1</vrefon>	IREF (VREFL = 0 V)	V _{CC} = 2 V ± 10%		0.65	0.90	mA
<vrefon> = 0</vrefon>		$3.6 \text{ V} \ge \text{V}_{CC} \ge 2.7 \text{ V}$		0.02	5,0	μА
Error		$3.6~V \geq V_{CC} \geq 2.7~V$	4	> ±1.0	±4.0	LSB
(Not including quantizing errors)		$V_{CC} = 2 V \pm 10\%$		±1.0	±4.0	LOD

Note 1: 1 LSB = (VREFH - VREFL)/1024 [V]

Note 2: The operation above is guaranteed for $f_{HPH} \ge 4$ MHz.

Note 3: The value for ICC includes the current which flows through the AVCC pin.



4.5 Serial Channel Timing (I/O Internal Mode)

(1) SCLK input mode


Paramete	r	Symbol	Variable	·	(10.1	MHz	27 N	ЛНz	Unit
raiamete	I	Symbol	Min	Max	Min	Max	Min	Max	OTIL
SCLK period		tscy	16X		1,6	1	0.59		μS
Output data	Vcc = 3 V ± 10%	toss	t _{SCY} /2 - 4X - 110	6	290		38		ns
→ SCLK rising/falling edge*	→ SCLK rising/falling edge* $Vcc = 2 V \pm 10\%$		t _{SCY} /2 - 4X - 180		220		-		ns
SCLK rising/falling edge* → 0	Output data hold	tons	t _{SCY} /2 + 2X + 0		1000		370		ns
SCLK rising/falling edge* \rightarrow I	nput data hold	t _{HSR}	3X + 10		310		121		ns
SCLK rising/falling edge* → Valid data input		t _{SRD}		t _{SCY} - 0		1600		592	ns
Valid data input → SCLK rising/falling edge*		tRDS	0	>	0		6	<i>></i>	ns

Note: SCLK rising/falling edge:

The rising edge is used in SCLK rising mode. The falling edge is used in SCLK falling mode.

(2) SCLK output mode

	-			\rightarrow				
Parameter	Symbol	Vari	able ((/10°1	ИHz	27 MHz Min Max 0.59 303 256 256		Unit
r arameter	Symbol	Min	Max	Min	Max	Min	Max	Oill
SCLK period	tscx	16X/ <	8192X	1.6	819	0.59	303	μS
Output data → SCLK rising/falling edge*	toss	t _{SCY} /2 - 40		760		256		ns
SCLK rising/falling edge* → Output data hold	tons	t _{SCY} /2 - 40		760		256		ns
SCLK rising/falling edge* → Input data hold	tHSR	0_	>	0		0		ns
SCLK rising/falling edge* → Valid data input	t _{SRD}		t _{SCY} – 1X – 180		1320		375	ns
Valid data input → SCLK rising/falling edge*	tRDS	1X + 180	\rightarrow	280		217		ns



4.6 Event Counter (TA0IN)

Parameter	Symbol	Varia	able	10 N	ИHz	27 MHz		Unit
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Offic
Clock period	t _{VCK}	8X + 100		900		396		ns
Clock low level width	tVCKL	4X + 40		440		188		ns
Clock high level width	tvckh	4X + 40		440		188		ns

4.7 Interrupt, Capture

(1) $\overline{\text{NMI}}$, INT0 to INT3 interrupts

Parameter	Svmbol	Varia	able	10)	ИHz	27 MHz	Unit
rarameter	Cymbol	Min	Max	Min	Max	Min Max	OTILL
NMI, INTO to INT3 low level width	tINTAL	4X + 40		440		188	ns
NMI, INTO to INT3 high level width	t _{INTAH}	4X + 40		440		188	ns

4.8 SCOUT Pin AC Characteristics

Parameter	Symbol	Varial	ole		1Hz	27 [MHz((Condition	Unit
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Condition	Offic
Low level width	4	0.5T - 10	(90	>	27 (\bigcirc	Vcc ≥ 2.7 V	20
Low level width	tsch	0.5T - 30		70	,		(Vcc < 2.7 V	ns
المام المربعا المام	4	0.5T - 10	2	90		27		Vcc ≥ 2.7 V	
High level width	tscl	0.5T – 30		70				Vcc < 2.7 V	ns


Note: T = Period of SCOUT

Measuring conditions

• Output level: High = 0.7 V, Low = 0.3 V, CL = 10 pF



4.9 Bus Request/Bus Acknowledge



Symbol	Parameter	Variable f _{FF}		f _{FPH} =	4 MHz /	Hz fFPH = 16 N		Unit
Cymbol	1 didilictor	Min	Max	Min	Max	Min	Max	Offic
t _{ABA}	Output buffer off to BUSAK low	(p)	80	0	(80)	\bigcirc 0	80	ns
t _{BAA}	BUSAK high to output buffer on	() ()	80	0	80/))0	80	ns

Note 1: Even if the BUSRQ signal goes low, the bus will not be released while the WAIT signal is low. The bus will only be released when BUSRQ goes low while WAIT is high.

Note 2: This line shows only that the output buffer is in the off state.

It does not indicate that the signal level is fixed.


Just after the bus is released, the signal level set before the bus was released is maintained dynamically by the external capacitance. Therefore, to fix the signal level using an external resister during bus release, careful design is necessary, since fixing of the level is delayed. The internal programmable pull-up/pull-down resistor is switched between the active and non-active states by the internal signal.



4.10 Recommended Crystal Oscillation Circuit

TMP91C824 is evaluated by below oscillator vender. When selecting external parts, make use of this information.

Note: Total loads value of oscillator is sum of external loads (C1 and C2) and floating loads of actual assemble board. There is a possibility of miss-operating using C1 and C2 value in below table. When designing board, it should design minimum length pattern around oscillator. And we recommend that oscillator evaluation try on your actual using board.



(2) TMP91C824 recommended ceramic oscillator: Murata Manufacturing Co., Ltd. (JAPAN)

Circuit parameter recommended

	Oscillation		Par	ameter	of Elem	ents	Running (Condition
MCU	Frequency [MHz]	Item of Oscillator	C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]	Voltage of Power [V]	Tc [°C]
	2.00	CSTLS2M00G56-B0	(47)	(47)	Open	0/		
	2.50	CSTLS2M50G56-B0	(47)	(47)	Open	d (/	/ ()	
TMP91C824	10.00	CSTS1000MG03 *CSTLS10M0G53-B0	(15)	(15)	Open	0	1.8 to 2.2	-40 to +85
TMP91C824	40.50	CSA12.5MTZ093 *CSALA12M5T55093-B0	30	30	Open	9	7.8 10 2.2	-40 to +65
	12.50	CST12.0MTW093 *CSTLA12M5T55093-B0	(30)	(30)	Open	/%		

	Oscillation		Par	ameter	of Elem	ents <	Running (ondition
MCU	Frequency [MHz]	Item of Oscillator	C1 [pF]	G2 [pF]	Rf , [Ω]	Rd [Ω]	Voltage of Power [V]	Tc [°C]
	4.00	CSTS0400MG06 *CSTLS4M00G56-B0	(47)	(47)	Open	0		
	6.750	CSTS0675MG06 *CSTLS6M75G56-B0	(47)	(47)	Open	(Ø)		
TMP91C824	12.50	CSA12.5MTZ *CSALA12M5T55-B0	30	30//	Open)	2.7 to 3.6	40 to 105
TMP91C824	12.50	CST12.0MTW *CSTLA12M5T55-B0	(30)	(30)	Open))o	2.7 10 3.6	-40 to +85
	20.00	CSALS20M0X53-B0	5	5	Open	0		
	20.00	CSTLS20M0X51-B0	(5)	(5)	Open	0		
	27.00	CSALS27M0X51)B0	Open	Open	10k	0		
	32.00	CSALA32M0X51-B0	3	/3/	Open	0		

NOTE: In CST ***type oscillator, Capacitance C1, C2 is built in


- * After 2001/06, new products will be made, and the old products (Now in production) will not be made in Murata Manufacturing Co., Ltd. (JAPAN)
 - The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change.

For up-to-date information, please refer to the following URL:

http://www.murata.co.jp/search/index.html

Table of SFRs

The SFRs (Special function registers) include the I/O ports and peripheral control registers allocated to the 4-Kbyte address space from 000FE0H to 000FFFH.



(5) Clock gear

(6) DFM (Clock doubler)

(7) 8-bit timer

(8) UART/Serial channel

(9) I2C bus/serial channel


(10) AD converter

(11) Watchdog timer

(12) RTC (Real time clock)

(13) Melody/alarm generator

(14) MMU



Note: Prohibit RMW in the table means that you cannot use RMW instructions on these register.

Example: When setting bit0 only of the register PxCR, the instruction SET 0, (PxCR) cannot be used. The LD (Transfer) instruction must be used to write all eight bits.

Read/Write

R/W: Both read and write are possible.

R: \ Only read is possible.

W: Only write is possible.

W*: Both read and write are possible (when this bit is read as 1).

Prohibit RMW: Read-modify-write instructions are prohibited. (The EX, ADD, ADC, BUS, SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TSET, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD and RRD instruction are read-modify-write instructions.)

R/W*: Read-modify-write instructions are prohibited when controlling the pull-up resistor.

Table 5.1 Address Map SFRs

[1], [2] Port		_			-		
Address	Name		Address	Name		Address	Name
0000H			0010H			0022H	
1H	P1		1H			1H,	
2H			2H	P6		2H	PB
3H			3H	P7		3H(PC
4H	P1CR		4H			4H	PBCR
5H			5H	P6FC		(<u></u> 5H)	PBFC
6H	P2		6H	P7CR		(\ /_6H)	PCCR
7H			7H	P7FC		7H	PCFC
8H			8H	P8		8H	PCODE
9H	P2FC		9H		()) 9H	PD
AH	P5CR		AH			AH	PDFC
ВН	P5FC		ВН	P6FC2	7(/	BH	
CH			СН	P7FC2		CH	
DH	P5		DH		$\rightarrow \sim$	DH	
EH			EH		(()	EH	(\bigcirc)
FH]	FH	P7ODE \		✓FH	
			[3] INTC				
Address	Name		Address	Name	1	Address	Name
0070H			0080H	DMAQV	1	0090H	INTEOAD
1H			1H /	DMA1V		AH	INTE12
2H			2H	DMA2V		2H	INTE3ALM4
3H			3H	DMA3V		3H	INTEALM01
4H			4H	//		4H	INTEALM23
5H			5H		() 5H	INTETA01
6H			6H) 6H	INTETA23
7H			ZH/			7H	INTERTC
8H			>	INTCLR		8H	INTES0
9H		((√\ 9H	DMAR _ \\		9H	INTES1
AH			√/ AH	DMAB		AH	INTES2
ВН			ВН		\checkmark	ВН	INTETC01
CH		$(\vee/)$	СН	IIMC		СН	INTETC23
DH	PZ		DH	(0)		DH	INTEP01
EH	PZÇR ()		Ć E ₩	$(\vee/))$		EH	
FH	PZFC		FH			FH	
[4] CS/WAIT		>	[5], [6] CGEA	R. DFM			
Address	Name		Address	Name	1		
00C0H	BOCS	1	00E0H	SYSCR0	1		
1H_	B1CS) 1H	SYSCR1			
2H	B2CS	\sim	2H	SYSCR2			
3H	B3CS		3H	EMCCR0			
4H			4H	EMCCR1			
5H)) 5H	EMCCR2			
6H			6H	EMCCR3			
7H	BEXCS		7H				
8H	MSAR0		8H	DFMCR0			
9H	MAMR0	Ť	9H	DFMCR1			
	MSAR1		AH				
AH							
AH BH			BH				
ВН	MAMR1		BH CH				
BH CH	MAMR1 MSAR2		СН				
ВН	MAMR1						

Note: Do not access to the unnamed addresses, e.g., addresses to which no register has been allocated.

Table 5.2 Address Map SFRs

ı	[7] TMRA		•	•		
	Address	Name				
	0100H	TA01RUN				
	1H					
	2H	TAOREG				
	3H 4H	TA1REG TA01MOD				\bigcup) \vee
	4H 5H	TA01MOD TA01FFCR				
	6H	TAUTITOR)
	7H					/
	8H	TA23RUN				
	9H					
	AH	TA2REG				
	BH	TA3REG		41		$\mathcal{A}(\mathcal{A})$
	CH	TA23MOD				
	DH EH	TA3FFCR		(0)	\	
	FH			(\vee)	\Diamond	
					´	7501
	[8] UART/SIC			[9] I ² C bus/SI		
	Address	Name	4	Address	Name))
	0200H	SC0BUF		0240H	SBIOCR1	
	1H 2H	SC0CR SC0MOD0		✓ 1H 2H_	SBIODBR I2COAR	
	2⊓ 3H	BROCR A		3H	SBIOCR2/SBIOSR	
	4H	BR0ADD	\rightarrow	/ 4H	SBIOBRO	
	5H	SC0MQD1	\supset	5H.	SBIOBR1	
	6H	(())		6H		
	7H	SIRCR		7H		
	8H	SC1BUF		(\ 8H		
	9H	\$C1CR	<	9H		
	AH_ BH	SC1MOD0 BR1CR	^	AH BH		
	CH/	BR1ADD		CH		
	DH	SC1MOD1	(0)	△ DH		
	EH	7)) EH		
	Y/ FH			FH		
	[10] 10-bit AE	oc (7>			
$\langle \rangle \rangle$	Address	Name		Address	Name	
		ADRĘG04L	\supset	02B0H	ADMOD0	
	1H	ADREG04H		1H	ADMOD1	
	2H	ADREG15L		2H		
	3H	ADREG15H		3H		
		ADREG26L		4H		
<u> </u>	5H 6H	ADREG26H ADREG37L		5H 6H		
	7H	ADREG37L ADREG37H		7Н		
\rightarrow	8H	S		8H		
	9H			9H		
	AH			AH		
	ВН			ВН		
	CH			CH		
	DH			DH		
	EH FH			EH FH		
]	ГП		

Note: Do not access to the unnamed addresses, e.g., addresses to which no register has been allocated.

Table 5.3 Address Map SFRs

	Table 5.5 AC		-		
[11] WDT		ı	[12] RTC		ı
Address	Name		Address	Name	
0300H	WDMOD		0320H	SECR	
1H	WDCR		1H	MINR	
2H			2H	HOURR	
3H			3H	DAYR \) \rangle
4H			4H	DATER	
5H			5H	MONTHR //	
6H			6H	YEARR (V/)	
7H			7H	PAGER	
8H			8H	RESTR	
9H			9H		
AH			AH		
BH			BH($\langle \rangle$	7()
CH			CH		
DH			DH		
EH FH			EH		\bigcirc
гп		/	TH		70//
[13] MLD			[14] MMU		
Address	Name	$\mathcal{A}($	Address	Name) ~
0330H	ALM		0350H	LOCALO	/
1H	MELALMC (→ 1H	LOCAL17/	
2H	MELFL		2H	LOCAL2/))	
3H	MELFH 📈 (3H	LOCAL3	
4H	ALMINT		/		
5H		>	5H))	
6H			6H	\ //	
7H			7H	\checkmark	
8H			H8		
9H			9H		
AH		~	AH		
BH	$\langle / \langle \rangle$	<	BH		
CH.			CH		
DH			↑ DH		
FH	7	1) EH FH		
. V / FH					

Note: Do not access to the unnamed addresses, e.g., addresses to which no register has been allocated.

(1) I/O ports

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P17	P16	P15	P14	P13	P12	P11	P10
P1	Port 1	01H					W	^		
				Data	from externa	al port (Outpu	ut latch regis	ter cleared to	o "0".)	
			P27	P26	P25	P24	P23	P22 (P21	P20
P2	Port 2	06H		•	•	R	W		1	
			1	1	1	1	1	1		1
				P56	P55	P54	/	794		
					R/W			H		
				Data	from externa	al port			/	
P5	Port 5	0DH		(Output late	ch register is	set to "1".)	\mathcal{H}			
13	FOILS	ODIT		0 (Output la	atch register)	1				
					resistor OFF					
					atch register)		(1)	\supset	$\mathcal{A}($	
				: Pull-up res	sistor ON					
			P67	P66	P65	P64	P63	P62	P61	→P60
P6	Port 6	12H		I	1	\\R	(w))	\Diamond		
			1	1	1		<u>1</u>	0 <	77	// 1
					\rightarrow			P72	P71	P70
					74				R/W	
									from externa	
P7	Port 7	13H					\rightarrow	//	ch register is	set to "1".)
		1011				\rightarrow		Ø (Output lat	-	
			(1(//			: Pull-up re:		_	
					\\\			1 (Output lat		
				-(.(: Pull-up re		
D 0	D	4011	P87	P86	P85	P84	P83	/ P82	P81	P80
P8	Port 8	18H				F				
						Data from e				
				PB6	PB5	PB4	PB3	PB2	PB1	PB0
PB	Port B	22H					R/W			
				\longrightarrow			T T	h register is		
			77		PC5	PC4	PC3	PC2	PC1	PC0
PC	Port C	/23H		-		())		W		
						trom extern	nal port (Outp	out latch regis	ster is set to	"1".)
			PD7	PD6	PD5					
PD	Port D	29H	\searrow	R/W						
	\\/.	>	1	1	1					
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	7		4	4		PZ3	PZ2		RDE
								W		R/W
^								external port		
PZ	Port Z	7DH						ch register		1
- FZ	FOUL	/ / / /	\rightarrow (\land					to "1".)		
	\rightarrow						0 (Output la : Pull-up re			
			\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\				1 (Output la			-
				}				esistor ON		
	~			l			. i uli-up li	JOIOTOI VIN		

(2) I/O port control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Syllibol	Name	Address		_	_					-
		04H	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
P1CR	Port 1	(Prohibit			Ι .	V			Ι .	
	control	RMW)	0	0	0	0	0	0	0	0
			D07E	DOCE	DOFF		1: Output	Dook (P211F	DOOF
	Port 2	09H	P27F	P26F	P25F	P24F V	P23F	P22F	H2IF	P20F
P2FC	function	(Prohibit	1	1	1	1	v .1	(7)	1	1
	ranotion	RMW)	'	'	0: Port	l .	s bus (A23 to	A16)	'	
				P56C	P55C	P54C	2			
	Port 5	0AH		1 000	W	1010	\mathcal{A}	A STATE OF THE STA		
P5CR	control	(Prohibit		0	0	0				
		RMW)		0: I	nput 1: Out	put				
					P55F	P54F			Al	A.
	Don't 5	0BH			V				72/	
P5FC	Port 5 function	(Prohibit			0	0(//			£	
	Turiction	RMW)			0: Port	0: Port		$\langle \rangle$	7//))
		,			1: BUSAK	1: BUSRQ			70	/
		15H	_	-	P65F	P64F	P63F	P62F	R61F	P60F
	Port 6	1511	W	W	4(V	v 💚))	
P6FC	function	(Prohibit	0	0	0	0	0	0 0	0	0
		RMW)	Always writ	e 0	0: Port	0: Port	0: Port ((0: Port	0: Port	0: Port
					1: EA25	1: EA24	1: CS3 \ \	1: CS2	1: CS1	1: CS0
			P67F2	P66F2	P65F2	P64F2/	-//	P62F2	-	_
	5	1BH		V	V \		(w)	W	W	W
P6FC2	Port 6	(Drobibit	0	(0(0	0	0 //	0	0	0
	function 2	(Prohibit RMW)	0: <p67f></p67f>	0: <p66f></p66f>	0:/ <p65f></p65f>	0: <p64f></p64f>	Always	0: <p62f></p62f>	Always writ	e 0
		i (((()))	1: CS2E	1: CS2D	1: CS2C	1: CS2B	write 0	1: CS2A		
								P72C	P71C	P70C
	Port 7	16H				THE		1720	W	1700
P7CR	control	(Prohibit	447			#7		0	0	0
		RMW)	1			7/		0: I	nput 1: Out	
		(17H /			W	}		P72F	P71F	P70F
	D . 7								W	
P7FC	Port 7							0	0	0
	function	(Prohibit						0: Port	0: Port	0: Port
		RMW)						1: SCL	1: SDA/SO	1: SCK
	\\\\	тен						-	P71F2	P70F2
		ICD/		#\\\					W	
P∕7FC2	Port 7			11/				0	0	0
	function 2	(Prohibit						Always	0: <p71f></p71f>	PIN SELECT
		RMW)))				write 0	1: OPTTX0	0: RXD0 (PC1)
			$\mathcal{Y}(\mathcal{X})$							1: PTRX0 (P70)
			(//							

(2) I/O port control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
		1FH						ODEP72	ODEP71	
	Port 7	IFH						V	V	
P7ODE	open	(Prohibit						0	0	
	drain	RMW)						0: 3 states		
		14						1: Open dra	ain 🕽 📈	
		2411		PB6C	PB5C	PB4C	PB3C	PB2C	PB1C	PB0C
PBCR	Port B	24H (Prohibit					W	(O/δ)		
FBCK	control	RMW)		0	0	0	0	(V ₀)	0	0
		TXIVIVV)				0:1	nput 1: Ou	tput		
		0.51.1		PB6F	PB5F	PB4F	PB3F	PB2F	PB1F	
	D . D	25H		W	W	W	W) w	W	
PBFC	Port B	(Due le lie le		0	0	0	0	0	0/	
	function	(Prohibit		0: Port	0: Port	0: Port	0. Port	0: Port	0: Pørt	
		RMW)		1: INT3	1: INT2	1: INT1	1: HNTQ		1: TA10UT	· ·
					PC5C	P¢4C/	RC3C	PC2C	PC1C	PC0C
	Port C	26H					T 1	v 🛇		7
PCCR	control	(Prohibit			0	0	0	0 \	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	/ 0
		RMW)			,		0: Input	1: Qutput		
					PC5F	M.	PC3F	PC2F		PC0F
		27H			W		W	W		W
PCFC	Port C		$\bigg $		0	\mathcal{T}	0 (770		0
1 01 0	function	(Prohibit			0: Port	>	0: Port	Ø: Port		0: Port
	RMW)	RMW)		(1: SCLK1	`	1: TXD1	1: SCLK0		1: TXD0
					1. SOLIN	$\overline{}$	ODEPC3	4.36LN0		ODEPC
		28H	$\overline{}$	$\overline{}$			\			W
	Port C	2011	$\overline{}$	+	+		W			0
PCODE	open	(Prohibit					0: CMOS			0: CMOS
	drain	RMW)		\supset \swarrow		\wedge	1: Open			
		1 (1111)	((~ //	drain			1: Open drain
			PD7F	PD6F	PD5F ~	A The	Ulalli			Ulalli
			(w/<							$\overline{}$
			\ V /) W	W	\leftarrow				$\overline{}$
		ZAH	0	0	ø o	$\overline{\wedge}$				
PDFC	Port D <	< /	0: Port 1: MLDALM	0: Port	0: Port))				
PDIC	function	(Ktoulbit	I: MLDALM	1:	1: SCOUT					
		RMW)		ALARM						
			\	@ <pd6>=1</pd6>						
				MLDALM						
	-			@ <pd6>=0</pd6>	\sim		D7-0	D7-0		
	(2-1-2)	7ÉH		+		$\overline{}$	PZ3C	PZ2C		$\overline{}$
PZCR	Port Z	(D==1.31.31					V			_
	control	(Prohibit	\sim	1			0	0		_
		RMW)		<u> </u>			0: Input	1: Output		
	_ /	7FH		\mathcal{I}			PZ3F	PZ2F		
	Port Z	750					V	٧		
PZĘC	> function	(Prohibit					0	0		
	/ 1011011011	RMW)					0: Port	0: Port		
		I SIVIVV)	1	ĺ	ĺ		1: R/ W	1: HWR	1	

(3) Interrupt control (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	INITO			INT	AD			IN	T0	
	INT0		IADC	IADM2	IADM1	IADM0	I0C	/10M2	IOM1	IOMO
INTE0AD	and INTAD	90H	R		R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
	Chabic		1: INTAD	I	nterrupt leve	l	1: INT0	// 1	nterjupt leve	l
	INITA			IN	T2			/IN	T1/	
	INT1 and		I2C	I2M2	I2M1	I2M0	∠I1C ((11M2)	I1M1	I1M0
INTE12	INT2	91H	R		R/W		R	(\bigcirc)	R/W	
	enable		0	0	0	0	0	0	0	0
	Chabic		1: INT2	ı	nterrupt leve	l	1:\INT1	\ \> \	nterrupt leve	ıl
	INITO			INTA	ALM4	,		// IN	T3	
	INT3		IA4C	IA4M2	IA4M1	IA4M0	13C	I3M2	13M1	√ I3M0
INTE3ALM4	and INTALM	92H	R		R/W		R		(R/W	\searrow
	4 enable		0	0	0	0	0	0	120	0
	4 Chable		1: INTALM4	I	nterrupt leve	ı ((//ˈ	1: INT3	_ (1	nterrupt leve	Í
	15.175.1.54			INTA	ALM1			ATNIX C	LIMO//)	
	INTALM		IA1C	IA1M2	IA1M1(/	JA1M0	IA0C	IA0M2	TAOM1	IA0M0
INTEALM01	0 and INTALM	93H	R		R/W		R		√R/W	
	1 enable		0	0	₹ 0()	\ 0	0	$(\bigcirc \bigcirc \bigcirc \bigcirc$	0	0
1 enable			1: INTALM1	ı	nterrupt leve	Į	1:INTALM0		nterrupt leve	l
			INTALM3				(O	\\ INTA	LM2	
	INTALM2		IA3C	IA3M2	IA3M1	IA3M0	IA2C	JA2M2	IA2M1	IA2M0
INTEALM23	and INTALM3	94H	R	7	R/W		R		R/W	
	enable		0	0	0	⟨0⟨	0	0	0	0
	CHADIC		1:INTALM3		nterrupt leve	\	1:INTALM2	I	nterrupt leve	l
				\\nuTTA1(TMRA1)			INTTA0	(TMRA0)	
	INTTA0		ITA1C	ITA1M2	ITA1M1	JTA1M0	ITA0C	ITA0M2	ITA0M1	ITA0M0
INTETA01	and INTTA1	95H	R (R/W		R		R/W	
	enable		0	0	0	16	0	0	0	0
	Citable		1;/ IN TTA1	_	nterrupt/leve		1: INTTA0	I	nterrupt leve	ı
			$(\vee/))$	INTTA3	(TMRA3)	1)		INTTA2	(TMRA2)	
	INTTA2		ITA3C	ITA3M2	I/TA3M1/	\ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
INTETA23	and INTTA3	96H	Ŗ		R/W		R		R/W	
	enable	\//	0	0		0	0	0	0	0
	enable		1: INTTA3		nterrupt leve	<u> </u>	1: INTTA2	I	nterrupt leve	1
								INT	RTC	
			_	-	_	_	IRC	IRM2	IRM1	IRM0
INTERTC	INTRTC	97H	- /	>	_		R		R/W	
	enable		- 🗸	_	_	_	0	0	0	0
(/	Always	write "0"		1: INTRTC	ı	nterrupt leve	ı

(3) Interrupt control (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	11.1777.40			INT	TX0			INT	RX0	
	INTTX0		ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
INTES0	and INTTRX0	98H	R		R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
	CHADIC		1: INTTX0	I	nterrupt leve	el	1: INTRX0		Interrupt leve	el
	INITTYA			INT	TX1			INT	RX1	
	INTTX1 and		ITX1C	ITX1M2	ITX1M1	ITX1M0	JRX1C (JRX1M2	IRX1M1	IRX1M0
INTES1	INTTRX1	99H	R		R/W		R	$\langle \mathcal{O} \rangle$	R/W	
	enable		0	0	0	0	0	0	0	0
	CHADIC		1: INTTX1	I	nterrupt leve	el	1: INTRX1) > I	Interrupt leve	el
					_			// INT	SBI	
	INTESBI		-	-	-	- (ISBIC	ISBIM2	ISB/M1	\ISBIM0
INTES2	enable	9AH	_		_		R		(R/W	\searrow
	CHADIC		-	-	-	(=)	0	0	120/	0
				Always	write "0"	((// '	1: INTSBI	_ (1	nterrupt leve	el .
	INTTC0			INT	TC1			T/INT	TC0//	
INTETC01	and	9BH	ITC1C	ITC1M2	ITC1M1	ALC4W0	ITC0C	ITC0M2	TC0M1/	ITC0M0
INTETOOT	INTTC1	3011	R		R/W		R		√R/W	
	enable		0	0	ζ⁄θ(<u>\</u> 0	0	$(\bigcirc \circ)$	0	0
	INTTC2			INT	TC3				TC2	
INTETC23	and	9CH	ITC3C	ITC3M2	(ITC3M1	√ITC3M0	ITC2C	/ITC2M2	ITC2M1	ITC2M0
114121025	INTTC3	3011	R		R/W		R^{\vee}		R/W	
	enable		0	0/1	0	ø	9	<u> </u>	0	0
	INTP0			MI	P1.			IN	ГР0	
INTEP01	and	9DH	IP1C	IP1M2	ĬP1M1	IP1M0	IP0C/	IP0M2	IP0M1	IP0M0
	INTP1	JDII	R		R/W	· ·	R/		R/W	
	enable		0	7 0	0	∧ 0	Ő	0	0	0

(3) Interrupt control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DMA 0				DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMAA OV	DMA 0	0011					R/	W 📐		
DMA0V	request vector	80H			0	0	0	0	0	0
	vector						DMA0 st	art vector		
	DMA 4				DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DMA1V	DMA 1 request	81H					R/	W		
DIVIATV	vector	ОПП			0	0	_0 ((/ø<	0	0
	Vector						DMA1 st	art vector		
	DMA 0				DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA2V	DMA 2	82H					(R	$\stackrel{\wedge}{\sim}$		
DIVIAZV	request vector	02П			0	0	0	// o	0 _	0
	Vector						DMA2.st	art vector		
	DMA 0				DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DMA3V	DMA 3	83H					R/	W	12 //	
DIVIASV	request vector	0311			0	(6//	0	_ 0 (0
	Vector					_ /	DMA3 st	art vector	3///)
	late way and	88H			CLRV5	CLRV4	CLRV3	CLRV2	CLRV1/	CLRV0
INTCLR	Interrupt clear	(Prohibit					V	v /	\vee	
INTOLIC	control	RMW)			<0/ (0	0	(6)	0	0
	CONTROL	T(IVIVV)			Clea	rş interrupt ı	request flag l	by writing to	DMA start ve	ector
	DMA	89H					DMAR3	DMAR2	DMAR1	DMAR0
DMAR	software	(Prohibit		\checkmark		/	R/W\	_R/W	R/W	R/W
DIVIAIX	request	RMW)				\rightarrow	0	0	0	0
	register	14,000					\ \1	: DMA reque	est in softwar	е
	DMA						DMAB3	DMAB2	DMAB1	DMAB0
DMAB	burst	8AH					R/W	R/W	R/W	R/W
D.V.,, \(\mathcal{D}\)	request	0, 11	\searrow	7			Ŏ	0	0	0
	register		((1:	DMA reques	t on burst me	ode
					I3EDGE	12EDGE	I1EDGE	10EDGE	IOLE	NMIREE
			(W/\	W	w <	/W	W	W	W	W
	Interrupt	8CH	(V ₀)	0	0	0	0	0	0	0
IIMC	input	//	Always	Always	\ \ / /	(NT2 edge	_	INT0 edge	INT0	1: Operation
	mode <	(Prohibit	write 0	write 0	0: Rising	0; Rising	0: Rising	0: Rising	0: Edge	even on
	control	RMW)			1: Falling	1: Falling	1: Falling	1: Falling	1: Level	NMI
			>							rising
	$\wedge \wedge$		Y							edge

(4) Chip select/wait control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			B0E		B0OM1	В0ОМ0	B0BUS	B0W2	B0W1	B0W0
		C0H	W		W	W	W		W	W
	Block 0		0		0	0	0	0	0	0
B0CS	CS/WAIT		0: Disable		00: ROM/S	SRAM	Data bus	000: 2 wait	s 100:	Reserved
	control	(Prohibit	1: Enable		01: ງ		width	001. 1 wait		3 waits
	register	RMW)			10: Res	served	0: 16 bits	010: (1+N) waits 110:	4 waits
					11: J		1; 8 bits (01/1.20/wait	s 111:	8 waits
		0411	B1E		B1OM1	B1OM0	B1BUS	(B1W2)	B1W1	B1W0
	Diagle 4	C1H	W		W	W	W	*	W	W
	Block 1 CS/WAIT		0		0	0	(6	0	0	0
B1CS	control		0: Disable		00: ROM/S	SRAM	Data bus	000: 2 wait	s 100:	Reserved
	register	(Prohibit	1: Enable		01։ ๅ	(width	001: 1 wait	101:	3 waits
	rogiotor	RMW)			10: Res	served <	0: 16 bits	010: (1 + N	I) waits 110:	4 waits
					11: ^J		1: 8 bits	011: 0 wait	s>\111:	8 waits
		C2H	B2E	B2M	B2OM1	B2OM0	B2BUS	B2W2	B2W1	B2W0
	Block 2	CZH	W	W	W	\W) w		U W	W
	CS/WAIT		1	0	0 (0	0	0	~ (Ø //	0
B2CS	control		0: Disable	0: 16 M	00: ROM/S	RAM	Data bus	000: 2 wait	s 100:	Reserved
	register	(Prohibit	1: Enable	area	01:		width	001: 1 wait	101:	3 waits
	3	RMW)		1: Area	10: Res	served	0: 16 bits	~ /	l) waits 110:	
		,		set	11:\(>	1: 8 bits	011: 0 wait		8 waits
		СЗН	B3E		(B3OM1)	B3OM0	B3BUS/	B3W2	B3W1	B3W0
	Block 3	0011	W	$\rightarrow \mathcal{H}$	W	W	W	_/w	W	W
	CS/WAIT		0	1	V V	/0/	0	0	0	0
B3CS	control		0: Disable		00: ROM/S	SRAM	Data bus	000: 2 wait		Reserved
	register	(Prohibit	1: Enable	(())	01:]		width	001: 1 wait		3 waits
		RMW)				served	0:16 bits	`	l) waits 110:	
					11: ^J		1: 8 bits	011: 0 wait		8 waits
		C7H	- T				BEXBUS	BEXW2	BEXW1	BEXW0
	External						W	W	W	W
BEXCS	CS/WAIT		(//A)			7/	0	0	0	0
DEAGS	control		()				Data bus	000: 2 wait		Reserved
	register /	(Prohibit_					width	001: 1 wait		3 waits
		RMW)					0: 16 bits 1: 8 bits	010: (1 + N	l) waits 110:	4 waits
	M		S23	\$22	S21)	S20	S19	S18	S17	
	Memory		323	922	321)	320 R/	•	310	317	S16
MSAR0	start address	C8H	1	1	1	1	1	1	1	1
	register 0	_	1		\checkmark		A23 to A16		1	1
	\		1/20	> \/40		V17			\/4.4 to \/0	\/0
	Memory		V20	V19	V18		V16	V15	V14 to V9	V8
MAMR0	address	C9H				R/			4	4
	register 0	\wedge	(1)	$\sqrt{1}$	1	1	1	1 .	1	1
	7		$\rightarrow $	/	CS0 area siz		e to address	'		
	Memory	>~	\$23	S22	S21	S20	S19	S18	S17	S16
MSAR1	start	CAH				R/				
	address		1/	1	1	1	1	1	1	1
	register 1						A23 to A16			
	Memory		V21	V20	V19	V18	V17	V16	V15 to V9	V8
MAMR1	address	СВН		I		R/				
	mask		1	1	1	1	1	1	1	
	register 1		1	(CS1 area siz	e 0: Enabl	e to address	comparison	1	

(4) Chip select/wait control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Memory		S23	S22	S21	S20	S19	S18	S17	S16
MSAR2	start	ССН				R/	W			
WISANZ	address	ССП	1	1	1	1	1	Y	1	1
	register 2				;	Start address	s A23 to A16			
	Memory		V22	V21	V20	V19	V18	V17	V16	V15
MAMR2	address	CDH				R/	W			
WAWKZ	mask	СБП	1	1	1	1	_ 1 ($\bigcirc \land \land$	1	1
	register 2			(CS2 area siz	e 0: Enabl	e to address	comparisor	1	
	Memory		S23	S22	S21	S20	\$19	\$18	S17	S16
MSAR3	start	CEH				R/	w ((_ `			
IVISARS	address	CER	1	1	1	1		// 1	1	1
	register 3				;	Start addres	s A23 to A16	5		
	Memory		V22	V21	V20	V19	V18	V17	⟨V16	V15
MAMDO	address	CELL				R/	W		$\Omega \setminus A$	
MAMR3	mask	CFH	1	1	1	((1//<	\	1 (1	1
	register 3			(CS3 area siz	e 0. Enabl	e to address	comparisor	$\mathbb{Z}// \cap$)

(5) Clock gear (1/2)

R/W O Select clock after release o sase O: fc 1: fs SYSCH	Warm-up timer f 0-write: Don't care 1 write: Start-timer 0 read: End warm-up 1 read: Not end warm-up	11: Reserve	i
R/W O Select clock after release o sase O: fc 1: fs SYSCH	Warm-up timer f 0-write: Don't care 1 write: Start-timer 0 read: End warm-up 1 read: Not end warm-up	0 Select presc 003fFPH 01: Reserver 10: fc/16 11: Reserver	0 aler clock
Select clock after release o STOP mode 0: fc ation SYSCH	Warm-up timer 0 write: Start-timer 0 read: End warm-up 1 read: Not end warm-up	Select presc 001fFPH 01: Reserved 10: fc/16 11: Reserved	aler clock
clock after release o stop mode or fc asiation system of the stop	timer 0-write: Don't care 1 write: Start timer 0 read: End warm-up 1 read: Not end warm-up C GEAR2	001fPH 01: Reserved 10: fc/16 11: Reserved	i i
r (fs) release o state of stat	f 0 write: Don't care 1 write: Start timer 0 read: End warm-up 1 read: Not end warm-up	01: Reserver 10: fc/16 11: Reserver) \
STOP mode 0: fc 1: fs sysch	Don't care 1 write: Start timer 0 read: End warm-up 1 read: Not end warm-up	10: fc/16 11: Reserve) \
mode 0: fc 1: fs SYSCH	Start timer O read: End warm-up 1 read: Not end warm-up C GEAR2	11: Reserve	\rightarrow
O: fc 1: fs	Start timer 0 read: End warm-up 1 read: Not end warm-up C GEAR2	GEAR1	\rightarrow
ed 1: fs	0 read: End warm-up 1 read: Not end warm-up	GEAR1	GEARO
SYSCH	End warm-up 1 read: Not end warm-up C GEAR2	- // ~	GEAR0
0	1 read: Not end warm-up	- // ~	GEAR0
0	Not end warm-up	- // ~	GEAR0
0	warm-up	- // ~	GEAR0
0	GEAR2	- // ~	GEAR0
0		- // ~	GEAR0
7	1 1	/VV	
7	_	\ \0\/	0
System	High-frequ	ency gear va	
clock	selection (iuc
selection		, ,	
0: fc ((001; fc/2		
1: fs	01/0/ fc/4		
(Note	2) 011: fc/8 100: fc/16		
))	\	erved)	
	, i		
M0 HALTM	1 HALTM0	SELDRV	DRVE
R/W	R/W	R/W	R/W
√ 1	1	0	0
		-	1: Drive
			IDLE1 mode
			mode
		1: IDLE	
	R/W 1 00: Reso 01: STC cy 10: IDLE	101: (Rese 110: (Rese 111: (Rese 111: (Rese 10 HALTM1 HALTM0 R/W R/W 1 1 1 00: Reserved 01: STOP mode	101: (Reserved) 110: (Reserved) 111: (Reserved) 111: (Reserved) 100 HALTM1 HALTM0 SELDRV R/W R/W R/W 1 1 0 00: Reserved

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			PROTECT	_	-	_	-	EXTIN	DRVOSCH	DRVOSCL	
			R	R/W	R/W	R/W	R/W	/R/W	R/W	R/W	
	EMC		0	1	1	0	0	0	1	1	
EMCCR0	control	E3H	Protection	Always	Always	Always	Always	1: External	fc oscillator	fs oscillator	
	register 0		flag	write 0	write 1	write 0	write 0		drivability	driver	
	· ·		0: OFF				,		1: Normal	ability	
			1: ON					$// \wedge$	0: Weak	1: Normal 0: Weak	
	EMC						7/			U. Weak	
EMCCR1	control	E4H				·0==				,	
	register 1							g: 1st-KEY a in succession		Y	
	EMC					/					
EMCCR2	control	E5H	2nd-KEY: EMCCR1 = A5H, EMCCR2 = 5AH in succession write								
	register 2	ter 2		ſ	1			ſ	7//	~	
				ENFROM	ENDROM	ENPROM	A -	FFLAG	DFLAG	PFLAG	
				R/W	R/W	\R/W		◇R/W \) R/W	R/W	
				0	0	\ \dols \		0	760//	0	
				CS1A	CS2B-2G	CS2A		CS1A	CS2B-2G	CS2A	
	EMC			area detect	area detect	area detect		Write	Write	Write	
EMCCR3	control	E6H		enable	enable	enable		operation	operation	operation	
	register 3			0: Disable 1: Enable	0: Disable 1: Enable	0: Disable 1: Enable		flag When read n	flag	flag	
				1. Enable	I. Enable	1. Enable		o: No write	node		
				$\mathcal{A}($				1: Write			
					\ \			When write n	node		
					\triangleright			0: Flag area			
				7 ^		\wedge					
			((
				<i>)</i>	<						

(6) DFM (Clock doubler)

Symbol	Name	Address		7		6	5	4	3	2	1	0
			,	ACT1		ACT0	DLUPFG	DLUPTM				
				R/W		R/W	R	R/W		/ /<		
	DFM			0		0	0	0		J		
DFMCR0		E8H		DFM	LUP	f _{FPH}	Lockup flag	Lockup time				
DI WICKO		LOIT	00	STOP	STOP	fosch	0: End LUP	0: 2 ^{12/} f _{OSCH}) \	
	register o		01	RUN	RUN	fosch	1: Do not	1: 2 ^{10/} f _{OSCH}	,			
			10	RUN	STOP	f _{DFM}			_ (O/A		
			11	RUN	STOP	fosch				Y())		
				D7		D6	D5	D4	D3	D2	D1	D0
	DFM			R/W		R/W	R/W	R/W	R/W	\\\\R/W	R/W	R/W
DFMCR1	control	E9H		0		0	0	1	_ \(\rangle \)	// o	1	1
DFINICKT	register 1	E9H		DFM correction Input frequency 4 to 8.25 MHz (at 2.7 to 3.6 V): Write 0BH								
						Inpu	ut frequency	2 to 2.5 MHz	$\frac{1}{2}$ (at 2.0V \pm	10%): Write	1BH	

(7) 8-bit timer

(7-1) TMRA01

(7-1) TMR/	\ 01										
Symbol	Name	Address	7	6	5	4	3	2	1	0	
			TA0RDE				I2TA01	TA01PRUN	TA1RUN	TA0RUN	
	6.1.1.1		R/W				R/W	R/W	R/W	R/W	
TACADULA	8-bit timer RUN	10011	0				0	0	0	0	
TA01RUN	_	100H	Double buffer				IDLE2	8-bit timer i	run/stop con	trol	
	register		0: Disable				0: Stop	0: Stop and	/) .		
			1: Enable				1: Operate/				
		102H					- <	V/))			
TA0REG	8-bit timer	(Prohibit					w				
	register 0	RMW)		Undefined							
		103H					- //))~			
TA1REG	8-bit timer	(Prohibit				/	W				
	register 1	RMW)				Und	defined		1		
		,	TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TAOCLK1	TA0CLK0	
			.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	17.10 11110			R/W	(1)	>	
	8-bit timer		0	0	0	0//)) 0	◇ 0		0	
TA01MOD	source CLK	104H	00: 8-bit tim		00: Reserv		00: TAOTRO		00: TAOIN		
	& mode		01: 16-bit ti	mer	01: 2 ⁶ PW	' '	01: φT1		01; ¢T1		
			10: 8-bit PF	PG	10: 2		10: φT16	(C)	10: φT4		
			11: 8-bit PV	VM	11: 28	\rightarrow	11: φT256	V/)	11: φT16		
							TA1FFC1	TA1FFC0	TA1FFIE	TA1FFIS	
				/	7		(R/	w ()	R	/W	
	8-bit timer	-bit timer 105H		#		\neq	1	<u> </u>	0	0	
TA1FFCR	FCR flip-flop	(Prohibit					00: Invert TA	A1FF	1: TA1FF	0: TMRA0	
	control	RMW)			$\langle \rangle$		01: Set TA1	FF	enable	1: TMRA1	
				(())			10: Clear TA	\1FF		inversion	
							11. Don't ca	re			
(7–2) TMR/					1		1	ſ	ſ		
Symbol	Name	Address	7\) 6	5	4	3	2	1	0	
			TA2RDE	$\frac{1}{2}$			I2TA23	TA23PRUN	TA3RUN	TA2RUN	
	8-bit timer		R/W				R/W	R/W	R/W	R/W	
TA23RUN	RUN	108H	V ₀)			<u> </u>	0	0	0	0	
	register /	$//$) \downarrow	Double buffer 0: Disable	\wedge		1)	IDLE2 0: Stop	0: Stop and	run/stop con	iroi	
		\mathcal{N}	1: Enable				1: Operate	1: Run (Co			
		10AH			7/	1	_		~p/		
TA2REG	8-bit timer	(Prohibit	>				W				
	register 0	RMW)				Und	defined				
	8-bit timer	10BH			\Diamond		_				
TA3REG	register 1	(Prøhibit	(7			W				
		RMW)	\sim		ı	1	defined	1	1		
	$((\))$		TA23M1	TA23M0	PWM21	PWM20	TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK0	
	8-bit timer	\wedge		1		1	R/W			-	
TA23MOD	source CLK	10CH	00: 8-bit tim	0	0 00: Reserv	0	0 00: TA2TRO	0	0 00: Boson	0	
LOWIED	& mode	\	01: 16-bit ti		00: Reserv		00: TA2TRG	7	00: Reserve	c u	
			10: 8-bit PF		10: 2 ⁷	0,010	10: φT16		10: φT4		
	<i>′</i>		11: 8-bit PV		11: 2 ⁸		11: φT256		11: φT16		
							TA3FFC1	TA3FFC0	TA3FFIE	TA3FFIS	
							R/	W	R	/W	
	8-bit timer	10DH					1	1	0	0	
TA3FFCR	flip-flop	(Prohibit					00: Invert T/		1: TA3FF	0: TMRA2	
	control	RMW)					01: Set TA3		invert	1: TMRA3	
							10: Clear TA		enable	inversion	
					<u> </u>		i i . Don't ca	ıe	<u> </u>		

TMP91C824

(8) UART/serial channel (1/2)

(8-1) UART/SIO channel 0

	/SIO channe		1				1		1	
Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial	200H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0
SC0BUF	channel 0	(Prohibit			R (F	Receiving)/M	(Transmiss	ion)		
	buffer	RMW)				Unde	fined			
			RB8	EVEN	PE	OERR	PERR	FERR)sclks	IOC
	Serial		R	R/	W	R (Clea	red to 0 by r	eading)		W
SC0CR	channel 0	201H	Undefined	0	0	0	0 (//0	0	0
000011	control	20	Receiving	Parity	1: Parity		1: Error	\mathcal{L}	0: SCLK0↑	1: Input
			data bit8	0: Odd	Enable	Overrun	Parity	Framing	1: SCLK0↓	SCLK0
				1: Even						
			TB8	CTSE	RXE	WU	SM1	/ SMO	SC1	SC0
					П	R/	W			
	Serial		0	0	0	0 <	0	0	~ (0)	√ 0
SC0MOD0		202H	Transmission	1: CTS	1: Receive		00: I/O inte		00: TAOTRO	
	mode0		data bit8	enable	enable	enable <	01: UART 7	^	01: Baud ra	
						$\langle \rangle$	10: UART 8		10: Internal	
					(11: UART 9		11: Externa	
			_	BR0ADDE	BROCK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0
					4(R/		(
BR0CR	Baud rate	00011	0	0)	0	$\mathcal{L}_{\mathcal{O}}$	0	0
BRUCK	control	203H	,	1: (16 – K)/16		7	Setti	/ -< \	ed frequency	′ "N"
			write 0	divided	01: φT2		$\langle \langle \langle \langle \rangle \rangle \rangle$)) (0 to	o F)	
				4	10: φT8 11: φT32					
					11. \$132		BR0K3	BR0K2	BR0K1	BR0K0
	Serial				\sim		BRUNG	R/		DRUNU
BR0ADD	channel 0	204H		\mathcal{T}			0	0	0	0
BITOTES	K setting	20111		$\overline{}$		$\overline{\wedge}$,,,		ency divisor '	
	register		((_			•	+ (16 – K)/10	
			1280	FDPX0		1				
		/	R/W	R/W		THE STATE OF THE S		$\overline{}$		$\overline{}$
	Serial		$\begin{pmatrix} \begin{pmatrix} 1 \\ 0 \end{pmatrix} \end{pmatrix}$	0		\rightarrow		$\overline{}$		$\overline{}$
SC0MOD1	channel 0	205H	IDLE2	Duplex	(7)					
	mode1		0: Stop	0: Half)				
	ì	~ <	1: Operate	1: Eull						
(8-2) IrDA			,							
Symbol	Name	Address	7	6	> 5	4	3	2	1	0
			PLSEL (RXSEL	TXEN	RXEN	SIRWD3	SIRWD2	SIRWD1	SIRWD0
			R/W	R/W	R/W	R/W			/W	
					_				_	1
	(bDA))		6	9	0	0	0	0	0	0
SIDCD	IrDA	2074	0 Transmission	\\\-	0 Transmission				0 D pulse widt	
SIRCR	control	207H	Transmission	\\\-			Set the effe	ctive SIRRx		h
SIRCR		207H	Transmission pulse width	Receiving	Transmission	Receiving	Set the effe	ctive SIRRx	D pulse widt	h
SIRCR	control	207H	Transmission pulse width 0: 3/16	Receiving data	Transmission 0: Disable	Receiving 0: Disable	Set the effe	ctive SIRRx n more than	D pulse widt	h

(8) UART/serial channel (2/2)

(8-3) UART/SIO channel1

	/SIO channe							Г	ı			
Symbol	Name	Address	7	6	5	4	3	2	1	0		
	Serial	208H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0		
SC1BUF	channel 1	(Prohibit			R (F	Receiving)/M	/ (Transmiss	sion)				
	buffer	RMW)				Unde	fined					
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC		
	Serial		R	R/	W	R (Clea	red to 0 by r	eading)	// R/	W		
SC1CR	channel 1	209H	Undefined	0	0	0	0 ($7/0 \wedge$	0	0		
COTOR	control	20011	Receiving	Parity	1: Parity		1; Error	\vee ())	0: SCLK1↑	1: Input		
			data bit8	0: Odd	Enable	Overrun	Parity	Framing	1: SCLK1↓			
				1: Even								
			TB8	CTSE	RXE	WU	SMT	SM0	SC1	SC0		
					ı	Ŕ	W/					
	Serial		0	0	0	0 <1	(0 >>	0	46	0		
SC1MOD0		20AH	Transmission	1: CTS	1: Receive	1: Wakeup	00: I/O inter		00: TAOTRG			
	mode		data bit8	enable	enable	(7/4)	01: UART 7	1 ()) _	-		
							10: UART 8		////			
					G		11: UART 9					
			_	BR1ADDE	BR1CK1	BRICK	BR1S3	BR1S2	BR1S1	BR1S0		
					\mathcal{A}		W		1			
DD40D	Baud rate	00011	0	0	0	∨0	0		0			
BR1CR	control	20BH	-	1: (16 – K)/16		>	Sett	/-/\	ed frequency	RB0/TB0 IOC R/W 0 1: Input SC0 0 Gate generator Clock fsys al clock SCLK1 BR1S0 0 cy "N"		
			write 0	divided	01: φT2			(Ot	(0 to F)			
				enab(e	10: ∳T8 11: ∳₹32							
					11. φτ 32	\prec	BR1K3	DD41/0	DD4K4	DD4K0		
	Serial				$\overline{}$		BRING	BR1K2	BR1K1	BRINU		
BR1ADD	channel 1	20CH					0	0	W 0	0		
BKIADD	K setting	20011		, <u> </u>		_	~		ency divisor '			
	register			\Diamond				-	+ (16 – K)/1			
			1251	EDPX1								
		/	R/W/	R/W	4	7						
	Serial		$\left(\left\langle \left\langle \right\rangle _{0}\right\rangle \right)$	0								
SC1MOD1	/	20DH	IDLE2	Duplex	((7/\)							
	mode1/		0: Stop	0: Half)						
		~//	1: Operate	1: Full								
			,							•		
	^ ^	\sim										
	$\langle \langle \langle \rangle \rangle$				\supset							
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$\bigcirc)$		>								
,			\sim	\								
\wedge	())											

(9) I²C bus/serial interface

	(9) 1-C DC		1	_	_		_	_		_	
Symbol	Name	Address	7	6	5	4	3	2	1	0 0	
		240H (I ² C bus	BC2	BC1	BC0	ACK		SCK2	SCK1	SCK0/ SWRMON	
		mode)		W	I	R/W		W	W	R/W	
		,	0	0	0	0		0	0	0/1	
			Number of to 000: 8, 00	1: 1, 010: 2		Acknowledge mode			devisor value i	1	
	Serial bus	(Prohibit		0: 4, 101: 5		0: Disable		011: 7, 100:			
SBI0CR1	interface	RMW)		1: 7		1: Enable		110: 10, 111:		20112	
ODIOORT	control	240H	SIOS	SIOINH	SIOM1	SIOM0		SCK2/	SCK1	SCK0	
	register 1	(SIO mode)	0 0	0 0	0 0	0 0		W) W 0	0 0	
			Transfer	Transfer	Transfer mo			Setting for the	divisor value n		
			0: Stop	0: Continue	00: 8-bit tran	nsmit mode	((000: 3, 001:			
		/D 1:1:1	1: Start	1: Abort	01: Reserve			011:6/ 100:	7, 101: 8		
		(Prohibit RMW)			11: 8-bit rec	nsmit/receive eived mode		110: 9, 111:	SCK pin		
	SBI	241H	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
SBI0DBR	buffer	(Prohibit				(Receiving)/			15//		
	register	RMW)				/ Ųng	defined			\Diamond	
			SA6	SA5	SA4	SA3	\$A2	SAI	SA0	ALS	
	I ² C bus	242H	W	W	W	W	Ŵ	W	W	// W	
I2C0AR	address		0	0	0	0	0	0	00	0 Address	
12007411	register	(Prohibit							7	recognition	
		RMW)			Se	etting slave ad	ddress	~))	0: Enable	
				1					/	1: Disable	
\//h a.a	Serial bus		MST	TRX	ВВ	PIN	AL/SBIM1	AAS/SBIMO	AD0/ SWRST	LRB/ SWRST0	
When read	interface		R/W	R/W	(R/W)	R/W	R/W	R/W	R/W	R/W	
SBI0SR	status	243H	0	0	0	1 /	0	0	0	0	
	register	(I ² C bus	0: Slave 1: Master	0: Receiver 1: Transmit	Bus status monitor	INTSBI request monitor	Arbitration lost detection	Slave address match detection	GENERAL CALL detection	Lost receive bit monitor	
		mode)		((0: Free	0: Request	monitor	monitor	monitor	0: 0	
					1: Busy	1: Cancel	1: Detect	1: Detect	1: Detect	1:1	
	Carial bua	(Prohibit	/		Start/stop condition	\wedge	SBI operating n 00: Port mode	node selection	Software reset generate write 1 and 01, then an internal reset		
When	Serial bus interface	RMW)			generation		01: SIO mode		signal is genera		
write SBI0CR2	control				0: Start condition	163	10: I2C bus mo	de			
SDIOCINZ	register 2		(O/	\wedge	1: Stop		45. (Noscived)				
				2	condition	$\overline{\mathcal{A}}$					
				$\langle \rangle$	\leftarrow		SIOF/SBIM1 R/W	SEF/SBIM2 R/W	W	_ W	
When	Serial bus				4		0	0	0	0	
read	interface	243H					Transfer status	Shift operation		, J	
SBI0SR	status	(SIO		<		\supset	monitor	status monitor			
	register	_ mode)	~				0: Stopped 1: Terminated	0: Stopped 1: Terminated			
	$\langle \vee \rangle$	<					in process	in process			
	Serial bus	(Prohibit RMW)		\wedge	~		Serial bus inte		Always	Always	
When	interface	TUVIVV		21			operating mode 00: Port mode		write 0	write 0	
write SBI0CR2	control						01: SIO mode	•			
SPIOOUS	register 2		~ (10: I ² C bus ma				
			\\(\	12SB10			11. (1.6361760	,			
	Serial bus	244H	W	R/W							
SBI0BR0	interface	(Prohibit	\\Q\	0							
	baud rate register 0	RMW)	, ,	IDLE2							
	rogistel U		write 0	0: Abort 1: Operate							
			P4EN	-							
	Sprial hus		W	W							
	Serial bus	245H I			_	_	_	_	_	/	
SRIORD1	interface		0	0							
SBI0BR1	interface baud rate	(Prohibit	Internal	Always							
SBI0BR1	interface		_								

(10) AD converter

Symbol	Name	Address	7	6	5	4	3	2	1	0
			EOCF	ADBF	_	_	ITM0	REPEAT	SCAN	ADS
			F	₹	R/W	R/W	R/W	/R/W	R/W	R/W
	AD	ODOLL	0	0	0	0	0	0	0	0
ADMOD0	MODE	2B0H	AD	AD	Always	Always	Interrupt in	Repeat	Scan mode	AD
	register 0		conversion	conversion	write 0	write 0	repeat	mode	specification	conversion
			end flag	burst flag			mode	specification	1: Scan	Star
			1: End	1: Busy			. (1: Repeat		1: Start
			VREFON	I2AD			ADTRGE	ADCH2	ADCH1	ADCH0
			R/W	R/W			R/W	R/W	R/W	R/W
			0	0			(((>0	0	0
			VREF	IDLE2			AD control	Input channe	el	
	AD		control	0: Abort		. (1: Enable for	000: AN0 AN	10	
ADMOD1	MODE	2B1H	1: VREF on	1: Operate		<		001: AN1 AN	()	$\langle \rangle$
	register 1								$10 \rightarrow AN1 \rightarrow A$	
						(7/.	$\langle \rangle$		$10 \rightarrow AN1 \rightarrow A$	$2N2 \rightarrow AN3$
						$\setminus^{\vee} \subset$	<i>!)</i>	100: AN4 AN	. ///\)
								101: AN5 AN	<u> </u>	/
									$N4 \rightarrow AN5 \rightarrow I$	
	AD =====lt		A D D 04	4 D D 0 0		M.		TYT: ANT AN	$N4 \rightarrow AN5 \rightarrow A$	
ADDECOAL	AD result	2A0H	ADR01	ADR00	$\mathcal{H}_{\mathcal{L}}$	<i>//</i>		\rightarrow		ADR0RF
ADINEGU4E	4L register 0/4 2A0H low		Unde			\downarrow		7A		0 R
	AD result		ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
ADREG04H		2A1H	ADIOS	ADIQO	ABILOT		R R	ADIX04	ADINOS	ADINOZ
7.DITE 00 II I	high	271111				/ <	efined			
	AD result		ADR11	ADR10						ADR1RF
ADREG15L		2A2H		RECTO			W			R
7.220.02	low		Unde	$\overline{}$		/				0
	AD result		ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
ADREG15H		2A3H	ABITIS	75/(10	/ / /	- / / /	R	ADICIT	ADICIO	ADICIZ
	high		(0)			11	efined			
	AD result		ADR21	ADR20		7				ADR2RF
ADREG26L	/	2A4H	F		477					R
	low	//~	Unde			+				0
	AD result	~~	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
ADREG26H		2A5H	ADITES	ABITEO	YIBREI		R	ADITE	ADITE	ADICE
, CONCOLOR	high	271011					efined			
	AD result		ADR31	ADR30						ADR3RF
ADREG37L		2A6H		₹ / NB/100	_	$\bigg $				R
/	low	J	Unde							0
	AD result		ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32
ADREG37H		2A7H>	ADAGS	VPV.20	ופעמע		R	ADN34	עטעא	אטאא
, IDILL GOIN	high	2.00					efined			
	, ingii		$\gamma \setminus \mathcal{I}$	<u> </u>		Unde	enneu			

(11) Watchdog timer

Symbol	Name	Address	7	6	5	4	3	2	1	0
			WDTE	WDTP1	WDTP0			I2WDT	RESCR	_
			R/W	R/W	R/W			∠R/W	R/W	R/W
	WDT		1	0	0			0	0	0
WDMOD	mode register	300H	1: WDT enable	00: 2 ¹⁵ /f _{SYS} 01: 2 ¹⁷ /f _{SYS} 10: 2 ¹⁹ /f _{SYS} 11: 2 ²¹ /f _{SYS}			. (IDLE2 0: Abort 1: Operate	1: RESET	Always write 0
WDCR	WDT control	301H (Prohibit RMW)			B1H: V	VDT disable	- (Tclear		



(12) RTC (Real time clock)

Symbol	Name	Address	7	6	5	4	3	2	1	0
- ,				SE6	SE5	SE4	SE3	SE2	SE1	
	Second		//	OLO	OLO	OLT	R/W	\ \	OLI	OLO
SECR	register	320H					Undefined			
			0 is read	40 s	20 s	10 s	8 s	4/s	2 s	1 s
				MI6	MI5	MI4	MI3	MI2) MI1	MIO
MINID	Minute	00411				•	R/W			
MINR	register	321H					Undefined	$(// \wedge$		
			0 is read	40 min	20 min	10 min	8 min	4.min	2 min	1min
					HO5	HO4	HO3	HO2	HO1	HO0
	Hour						(\ R	w >		
HOURR	register	I 322H I					_ \	fined		
	3		0 is	read	20 H	10 H	(8 H	4 H	2 H	1 H
					(PM/AM)	_			12/1	\searrow
	_							WE2	WE1	WE0
DAYR	Day	323H				\mathcal{A}		\Diamond	RW	\
	register				O in road			W2	Undefined W1	14/0
					0 is read	200	DAG			
	Date		//		DA5	DA4	DA3	W DA2	DA1	DAU
DATER	DATER register	324H	//	//				efined /)	
	register		0 is	read	20 days	10 days	8 days	4 days	2 days	1 day
				Cad	20 00/3	MO4	MO3	MO2	MO1	1min HO0
		325H	//			WOT	IVICO	R/W	IVIOT	WOO
	Month					//		Undefined		
MONTHR	register	Page 0		0 is read		10 month	8 month	4 month	2 month	1 month
		Page 1)	0 is read		•	•	0: Indicator for
				\supset	,	\wedge				1: Indicator for
			YE7 (YE6	YE5	YE4	YE3	YE2	YE1	YE0
	Year	326H			<	R	W			
YEARR	register		(07)			7//	efined	ı	T	
	. 5 9.000	Page 0	80 years	40 years	20 years	10 years	8 years	4 years	2 years	1 year
	,	Page 1			(0 is	()	I		Leap yea	ar setting
	<	\/_	INTENA		T.	Adjust	ENATMR	ENAALM		
	_	327H	R/W			W		W		
PAGER	Page	(Prohibit	0		\rightarrow	Undefined		fined		
	register	RMW)	INTRTC	0 is	read	0:Don't	Clock	Alarm	0 is read	
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		0: Disable 1: Enable		\Diamond	care 1: Adjust	0: Disable 1: Enable	0: Disable 1: Enable		PAGE
			DIS1HZ	DIS16HZ	RSTTMR	RSTALM	RE3	RE2	RE1	PEO
			אווופוע	DISTORE	NOTIVIK		<u>KES</u> V	NEZ	NE I	NEU
	Reset	328H					efined			
RESTR	register	(Prohibit	1 Hz	16 Hz	1: Clock	1:Alarm		Always	write 0	
	7 >	RMW)	0. Enable	0: Enable	reset	reset			· · · ·	
		>	1: Disable	1: Disable						

(13) Melody/alarm generator

Symbol	Name	Address	7	6	5	4	3	2	1	0
			AL8	AL7	AL6	AL5	AL4	AL3	AL2	AL1
	Alarm	00011				R/			•	
ALM	pattern	330H	0	0	0	0	0	9/	0	0
	register					Alarm pa	ttern set			
			FC1	FC0	ALMINV	_	_	1) 1/2	MELALM
			R/	W	R/W	R/W	R/W	RAW	R/W	R/W
	Melody/		()	0	0	_0	$(/ o \land)$	0	0
	alarm	331H	Free-run co	unter	Alarm		Always	write 0		Output
MELALMC	control	00111	control		frequency					frequency
	register		00: Hold		invert			15		0: Alarm
			01: Restart		1: Invert					1: Melody
			10: Clear			(
			11: Clear a				$\overline{}$	ı	M	
	Melody		ML7	ML6	ML5	ML4	ML3	ML2	ML1	ML0
		332H			I	(1 1	· (/ I
	00211	0	0	0		// 0			0	
					Melo	dy frequency	y set (Low 8		90	9 ML8
			MELON			##	ML11	ML10	ML9	ML8
			R/W		-A			(R/	1	1
	Malady		0			$\overline{}$	0		0	0
MELFH	Melody frequency	333H	Melody			\checkmark	Melo	ody frequenc	y set (High 4	l bits)
IVIELETT	register-H	33311	counter				\	$\bigcirc)$		
	register-rr		control	4						
			0: Stop and clear							
			1: Start		\ \					
			1.000) _	IALM4E	IALM3E	IALM2E	IALM1E	IALM0E
	Alarm		\searrow	$\frac{1}{2}$	R/W	\\	17 KEGIOL	R/W	17 (EIVITE	I/ (LIVIOL
ALMINT	interrupt	334H	\forall	#	0	/0/	0	0	0	0
	enable · .				Always	11/		ALM0 alarm		
	register		(0)		write 0	7/				
			$(\vee \langle \ \rangle)$			\rightarrow				
		//)		^	(7/	\wedge				
	<	1			$\setminus \setminus^{\vee} \subset$	//				

(14) MMU

Symbol	Name	Address	7	6	5	4	3	2	1	0
			L0E					L0EA22	L0EA21	L0EA20
			R/W					^	R/W	
	LOCAL0		0					0	0	DEA20 ONK set ed because O area L1EA21 ONK set output ONK set cd because O area L2EA21 ONK set ed because O area L3EA22 OSSE
LOCAL0	control	350H	BANK for					L/QCA	L0 area BAN	NK set
	register		LOCAL0) ~	
			0: Disable					"000" settin	g is prohibite	ed because
			1: Enable					jt preter	nd COMMON	N 0 area
			L1E				1	L1EA23	L1EA22	L1EA21
			R/W					$\Big)$	R/W	
	LOCAL1		0				+	0	0	0
LOCAL1	control	351H	BANK for					J) LOC	AL1 area AN	K set
	register		LOCAL1							
			0: Disable			<	1/ /	"001" settin	ng is prohibite	ed because
			1: Enable					it preter	nd/COMMON	l 0 area
			L2E			$ \mathcal{A} $	\sim	L2EA23 /	L2EA22	L2EA21
			R/W			\mathcal{A}	}	\Diamond	R/W/	
	LOCAL2		0				\nearrow	0 <		0
LOCAL2	control	352H	BANK for			4 (\		LOCA	L2 area BAN	NK set
	register		LOCAL2		~((\\				
			0: Disable		< /			"111" settir	g is prohibite	ed because
			1: Enable					it preter	nd COMMON	N 0 area
			L3E		H H	L3EA26	L3EA25	L3EA24	L3EA23	L3EA22
			R/W	7	H	`		R/W		
	LOCAL3		0		7	0//	0//	0	0	0
LOCAL3	control	353H	BANK for			01000 to 01	011: CS2D	01100	to 01111: C	S2E
	register		LOCAL3			00000 to 00	011: CS2B			
			0: Disable))	00100 to 00	111: cs2c			
			1: Enable/	\supset \searrow		\wedge	<u> </u>	10000	to 11111: Se	et prohibition
								10000	to 11111: Se	et prohib

6. Points of Note and Restrictions

- (1) Notation
 - a. The notation for built-in I/O registers is as follows register symbol <Bit symbol>
 - TA01RUN<TA0RUN> denotes bit TA0RUN of register TA01RUN.
 - Read-modify-write instructions

An instruction in which the CPU reads data from memory and writes the data to the same memory location in one instruction.

Example 1:

SET

3, (TA01RUN) ... Set bit3 of TA01RUN.

Example 2:

INC

1, (100H) ... Increment the data at 100H.

Examples of read-modify-write instructions on the TDCS-900

Exchange instruction

 $\mathbf{E}\mathbf{X}$

(mem), R

Arithmetic operations

ADD (mem), R/# ADC (mem), R/

SUB (mem), R/# SBC (mem), R/#

INC #3, (mem) DEC #3, (mem)

Logic operations

AND (mem), R/# OR (mem), R/#

XOR (mem), R/#

Bit manipulation operations

STCF #3/A, (mem)) RES #3, (mem)

SET #3, (mem) CHG #3, (mem)

TSET #3, (mem)

Rotate and shift operations

RLC (mem)

(mem)

RRC(mem)

SLA (mem)

RRSRA (mem)

SĹĹ (mem)

RLD

RL

SRL(mem) RRD (mem) (mem)

(mem)

fc, fs, fFPH, fsys and one state

The clock frequency input on pins X1 and 2 is called fosch. The clock selected by DFMCR0<ACT1:0> is called fc.

The clock selected by SYSCR1<SYSCK> is called fFPH. The clock frequency give by fFPH divided by 2 is called fsys.

One cycle of fsys is referred to as one state.

(2) Points of note

a. AM0 and AM1 pins

This pin is connected to the VCC or the VSS pin. Do not alter the level when the pin is active.

b. EMU0 and EMU1

Open pins.

c. Reserved address areas

The TMP91C824 does not have any reserved areas.

d. HALT mode (IDLE1)

When IDLE1 mode is used (in which oscillator operation only occurs), set RTCCR <RTCRUN> to 0 stop the timer for the real-time clock before the HALT instructions is executed.

e. Warm-up counter

The warm-up counter operates when STOP mode is released, even if the system is using an external oscillator. As a result a time equivalent to the warm-up time clapses between input of the release request and output of the system clock.

f. Programmable pull-up resistance

The programmable pull-up resistor can be turned ON/OFF by a program when the ports are set for use as input ports. When the ports are set for use as output ports, they cannot be turned on/off by a program.

The data registers (e.g., Px) are used to turn the pull up/pull-down resistors ON/OFF. Consequently read-modify-write instructions are prohibited

g. Bus release function

It is described note point in 3.5 "Port Function" that pin's conditions at bus release condition.

Please refer that.

h. Watchdog timer

The watchdog timer starts operation immediately after a reset is released. When the watchdog timer is not to be used, disable it.

When the bus is released, neither internal memory nor internal I/O can be accessed. However, the internal I/O continues to operate. Hence the watchdog timer continues to run. Therefore be careful about the bus releasing time and set the detection timer of watchdog timer.

i. AD converter

The string resistor between the VREFH and VREFL pins can be cut by a program so as to reduce power consumption. When STOP mode is used, disable the resistor using the program before the HALT instruction is executed.

j. CPU (Micro DMA)

Only the LDC cr, v and LDC r, cr instructions can be used to access the control registers in the CPU (e.g., the transfer source address register (DMASn)).

k. Undefined SFR

The value of an undefined bit in an SFR is undefined when read.

1. POP SR instruction

Please execute the POP SR instruction during DI condition.

m. Releasing the HALT mode by requesting an interruption

Usually, interrupts can release all halts status. However, the interrupts ($\overline{\text{NMI}}$, INT0 to INT3, INTRTC, INTALM0 to INTALM4) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of fFPH) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficulty. The priority of this interrupt is compared with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.



7. Package Dimensions

LQFP100-P-1414-0.50F

