INCH POUND

MIL-M-38510/502A 21 November 2005 SUPERSEDING MIL-M-38510/502 (USAF) 16 June 1981

MILITARY SPECIFICATION

MICROCIRCUITS, DIGITAL, BIPOLAR FIELD PROGRAMMABLE LOGIC ARRAY (FPLA) 16 x 48 x 8, MONOLITHIC SILICON

Inactive for new design after 28 July 1995.

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product herein shall consist of this specification sheet and MIL-PRF 38535.

- 1. SCOPE
- 1.1 <u>Scope.</u> This specification covers the detail requirements for monolithic silicon, bipolar, field programmable logic array (FPLA) microcircuits which employ thin film nichrome resistors (NICr) as the fusible link or programming element. Three product assurance classes and a choice of case outline / lead material and finish are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, (see 6.4).
 - 1.2 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-38535, and as specified herein.
 - 1.2.1 <u>Device type.</u> The device types are as follows:

Device type	<u>Circuit</u>
01	16 x 48 x 8 logic array with uncommitted collector
02	16 x 48 x 8 logic array with active pull-up and a third
	high-impedance state output.

- 1.2.2 <u>Device class.</u> The device class is the product assurance level as defined in MIL-PRF-38535.
- 1.2.3 Case outline. The case outline is as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	GDIP1-T28, CDIP2-T28	28	Dual in line package

Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, ATTN: DSCC-VAS, P. O. Box 3990, Columbus, OH 43218-3990, or emailed to memory@dscc.dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at http://assist.daps.dla.mil.

AMSC N/A FSC 5962

1.3 Absolute maximum ratings.

Supply voltage range	-0.5 V dc to 7.0 V dc
Input voltage range	0.5 V dc at -10. mA to 5.5 V dc
Storage temperature range	-65°C to +150°C
Lead temperature (soldering, 10 seconds)	+260°C
Thermal resistance, junction-to-case (θ_{JC}) $\underline{1}$ /	27 °C / W
Output voltage applied	-0.4 V dc to +5.5 V dc
Output sink current	9.6 mA
Maximum power dissipation, (P _D) <u>2</u> /	2.0 W
Maximum junction temperature (T _J)	

1.4 Recommended operating conditions.

Supply voltage	4.5 V dc minimum to 5.5 V dc maximum
Minimum high level input voltage	2.0 V dc
Maximum low level input voltage	0.8 V dc
Case operating temperature range (T _C)	-55°C to +125°C

2.0 APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

2.2 Government documents.

<u>2.2.1 Specifications and standards.</u> The following specifications and standards form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard for Microelectronics.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http:

2.3 Order of precedence. In the event of a conflict between the text of this specification and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

- 1/ Heat sinking is recommended to reduce the junction temperature.
- 2/ Must withstand the added PD due to short circuit condition (e.g., IOS) test.

3. REQUIREMENTS

- 3.1 <u>Qualification</u>. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.2 and 6.3). When manufacturer programmed devices are delivered to the user, an altered item drawing shall be prepared by the procuring activity to specify the required program configuration.
- 3.2 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 3.3 <u>Design, construction, and physical dimensions.</u> The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.
 - 3.3.1 <u>Terminal connections.</u> The terminal connections shall be as specified on figure 1.
 - 3.3.2 Truth tables.
- 3.3.2.1 <u>Unprogrammed devices</u>. The truth tables for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 2. When required in groups A, B, or C (see 4.4), the devices shall be programmed by the manufacturer prior to test as per table A-I (a minimum of 50% of the total number of gates programmed) or to any altered item drawing pattern which includes at least 25 percent of the total number of gates programmed.
- 3.3.2.2 <u>Programmed devices</u>. The truth table for programmed devices shall be as specified by the altered item drawing.
 - 3.3.3 Logic diagrams. The logic diagram shall be as specified on figure 3.
 - 3.3.4 Case outlines. Case outlines shall be in accordance with MIL-STD-1835 and 1.2.3 herein.
 - 3.4 Lead material and finish. The lead material and finish shall be in accordance with MIL-PRF-38535 (see 6.6).
- 3.5 <u>Electrical performance characteristics</u>. Unless otherwise specified, the electrical performance characteristics are as specified in table I, and apply over the full recommended case operating temperature range.
- 3.6 <u>Electrical test requirements</u>. Electrical test requirements shall be as specified in table III and (where applicable), the altered item drawing for the applicable device type and device class. The subgroups of table III which constitute the minimum electrical test requirements for screening, qualifications, and quality conformance, by device class, are specified in table II.
- 3.7 <u>Marking.</u> Marking shall be in accordance with MIL-PRF-38535. For programmed devices, the altered item drawing number shall be added to the marking by the programming activity.
- 3.8 <u>Processing options</u>. Since the FPLA is an unprogrammed device capable of being programmed by either the manufacturer or the user to result in a wide variety of configurations, two processing options are provided for selection in the contract, using an altered item drawing.
- 3.8.1 <u>Unprogrammed FPLA delivered to the user</u>. All testing shall be verified through group A testing as defined in 3.3.2.1, tables II and III. It is recommended that users perform subgroups 7 and 9 after programming to verify the specific program configuration.
- 3.8.2 <u>Manufacturer programmed FPLA delivered to the user</u>. All testing requirements and quality assurance provisions herein, including the requirements of the altered item drawing, shall be satisfied by the manufacturer prior to delivery.
- 3.9 <u>Microcircuit group assignment.</u> The devices covered by this specification shall be in microcircuit group number 14 (see MIL-PRF-38535, appendix A).

TABLE I. Electrical performance characteristics.

Test	Symbol	Test conditions 1/	Device	Lir	nits	Unit
			types	Min	Max	
High-level output voltage	V _{OH}	$V_{CC} = 4.5 \text{ V};$ $I_{OH} = -2 \text{ mA}$	02	2.4		V
Low-level output voltage	V _{OL}	$V_{CC} = 5.5 \text{ V};$ $I_{OL} = 9.6 \text{ mA}$	01,02		0.5	V
Input clamp voltage	V _{IC}	$V_{CC} = 4.5 \text{ V};$ $I_{IN} = -18 \text{ mA}$	01,02		-1.2	V
Maximum collector cut-off current	I _{CEX}	$V_{CC} = 5.5 \text{ V};$ $V_{O} = 5.5 \text{ V}$	01		100	μА
High-impedance (off-state) output high current	I _{OHZ}	$V_{CC} = 5.5 \text{ V};$ $V_{O} = 5.5 \text{ V}$	02		100	μΑ
High-impedance (off-state) output low current	I _{OLZ}	$V_{CC} = 5.5 \text{ V};$ $V_{O} = 0.45 \text{ V}$	02		-60	μА
High-level input current	I _{IH}	$V_{CC} = 5.5 \text{ V};$ $V_{IN} = 5.5 \text{ V}$	01,02		50	μА
Low-level input current	I _{IL}	$V_{CC} = 5.5 \text{ V};$ $V_{IN} = 0.45 \text{ V}$	01,02	-1	-250	μΑ
Short circuit output current	l _{os} <u>2</u> /	$V_{CC} = 5.5 \text{ V};$ $V_{OUT} = \text{GND}$	02	-10	-85	mA
Supply current	I _{CC}	$V_{CC} = 5.5 \text{ V};$ $V_{IN} = 0;$ outputs = open	01,02		180	mA
Propagation delay time high-to-low level logic, input to output	t _{PHL1} (t _{IA})	V_{CC} = 4.5 V and 5.5 V; C_L = 30 pF	01,02		80	ns
Propagation delay time low-to-high level logic, input to output	t _{PLH1} (t _{IA})	(See figure 4)	01,02		80	ns
Propagation delay time high-to-low level logic, enable to output	t _{PHL2} (t _{EC})		01,02		50	ns
Propagation delay time low-to-high level logic, enable to output	t _{PLH2} (t _{CO})		01,02		50	ns

^{1/} Complete terminal conditions shall be specified in table III.

 $[\]underline{2}$ / Not more than one output shall be grounded at one time. Output shall be at high logic level prior to test.

TABLE II. Electrical test requirements.

	ootiioai tootiioqaiioiiioiito	
MIL-PRF-38535 test	Subgroups (per ta	able III) <u>2</u> /, <u>3</u> /
requirements	Class S	Class B
	devices	devices
Interim electrical parameters	1	1
(pre burn-in)		
Final electrical test parameters	1*, 2, 3, 7*, 8	1*, 2, 3, 7*, 8
for unprogrammed		
devices		
Final electrical test parameters	1*, 2, 3, 7*, 8, 9, 10, 11	1*, 2, 3, 7*, 8, 9
for programmed		
devices		
Group A test requirements	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11
Group B electrical test parameters	1, 2, 3, 7, 8, 9, 10, 11	N/A
When using the method 5005 QCI		
option		
Group C end-point electrical	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8
parameters		
Group D end-point electrical	1, 2, 3, 7, 8	1, 2, 3, 7, 8
parameters		

- (*) indicates PDA applies to subgroups 1 and 7. Any or all subgroups may be combined when using high-speed testers. Subgroup 7 and 8 shall consist of verifying the pattern specified.

Pin Number	Device Type
Case X	01 and 02
1	FE
2	l ₇
3	I ₆
1 2 3 4 5 6 7 8 9	l ₅
5	l ₄
6	l ₃
7	l ₂
8	I ₁
9	I ₀
10	F ₇
11	F ₆
12	F ₅
11 12 13 14 15 16 17 18	F ₄
14	GND
15	F ₃
16	F_2
17	F ₁
18	F_0
19	F ₁ I ₁ I ₀ F ₇ F ₆ F ₅ F ₄ GND F ₃ F ₂ F ₁ F ₀ CE
20	I ₁₅
20 21 22 23 24	I ₁₄
22	I ₁₃
23	I ₁₂
24	I ₁₁
25	I ₁₀
26	l 9
27 28	l ₈
28	V _{CC}

FIGURE 1. <u>Terminal connections.</u>

Circuit			Address										(Outpu	t leve	el			Device							
Type	CE	I ₁₅	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	type
Α	L	χΙ	χΙ	χΙ	χΙ	χΙ	χΙ	χΙ	χΙ	χΙ	χΙ	χΙ	χΙ	χΙ	χΙ	χΙ	χF	LF	L F	L F	L F	LF	LF	L F	L	01, 02
В	L	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Х	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н	01, 02
A, B	Н	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Х	Χ	Χ	<u>1/</u>	<u>1/</u>	<u>1/</u>	1/	<u>1/</u>	<u>1/</u>	1/	<u>1/</u>	01
A, B	I	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Hi	Hi	Hi	Hi	Hi	Hi	Hi	Hi	02
71, 0	''			^	^		^		^		^	^		^	^	^	^	Z	Z	Z	Z	Z	Z	Z	Ζ	02

NOTES:

- Output disabled.
 X = Input may be high, low level, open circuit or as defined in Appendix A.
 L = Low
 H = High
 Hi Z = High impedance.

FIGURE 2. <u>Truth table (unprogrammed).</u>

$\frac{\texttt{DEVICE TYPES 01 AND 02}}{\texttt{CIRCUIT A}}$




FIGURE 3. Logic diagram.

$\frac{\texttt{DEVICE TYPES 01 AND 02}}{\texttt{CIRCUIT B}}$





FIGURE 3. Logic diagram. - Continued.



NOTES:

- Test table for devices programmed in accordance with an altered item drawing may be replaced by the equivalent tests which apply to the specific program configuration for the resulting FPLA.
- 2. C_L = 30 pF minimum, including jig and probe capacitance; R1 = 300 Ω ± 25% and R2 = 600 Ω ±20%.
- 3. Outputs may be under load simultaneously.

FIGURE 4. Switching time test circuit.




FIGURE 5C. <u>"OR" matrix program – verify sequence</u>. FIGURE 5. <u>Typical program – verify sequence circuit A.</u>

t_D→

-- t_ρ ⊦

4. VERIFICATION

- 4.1 <u>Sampling and inspection.</u> Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 4.2 <u>Qualification inspection.</u> Qualification inspection shall be in accordance with MIL-PRF-38535. Qualification data for subgroups 7, 8, 9, 10, and 11 shall be attributes only.
- 4.3 <u>Screening.</u> Screening shall be in accordance with MIL-PRF-38535, and shall be conducted prior to qualification, and conformance inspection. The following additional criteria shall apply:
 - a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
 - c. Additional screening for space level product shall be as specified in MIL-PRF-38535.
 - d. All devices processed by the manufacturer to an altered item drawing shall be programmed prior to burn in.
- 4.4 <u>Technology Conformance Inspection (TCI).</u> Technology conformance inspection shall be in accordance with MIL-PRF-38535 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).
- 4.4.1 <u>Group A inspection.</u> Group A inspection shall be in accordance with table III of MIL-PRF-38535 and as follows:
 - a. Tests shall be as specified in table II.
 - b. Subgroups 4, 5, and 6 of table III of MIL-PRF-38535 shall be omitted.
 - c. For unprogrammed devices, a sample shall be selected to satisfy programmability requirements prior to performing subgroups 9, 10, and 11. Twelve (12) devices shall be submitted to programming (see 3.3.2.1). If more than two devices fail to program, the lot shall be rejected. At the manufacturers option, the sample may be increased to 24 total devices with no more than 4 total device failures allowable.
 - d. For unprogrammed devices, ten devices from the programmability sample shall be submitted to the requirements of group A, subgroups 9, 10, and 11. If more than two total devices fail in all three subgroups, the lot shall be rejected. At the manufacturers option, the sample may be increased to 20 total devices with no more than four total device failures allowable.
 - 4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of MIL-PRF-38535.
 - a. Water drop test. This test shall be added to group B for class S devices. The devices selected for subgroup 2 (b) testing shall be a sealed, electrically good unprogrammed device which has passed the applicable screening and group A electrical test requirements. The device shall be carefully delidded and functionally verified to contain no programmed bits. Power shall be applied (or continually cycled through its test sequence), for the duration of the test. A drop of deionized water (resistivity of 5 megohms minimum at the point of use and at 25°C) shall be placed on the memory element containing nichrome film resistors so as to completely cover a minimum of 25 percent of the memory bits without touching any bonding pads, wires, or exposed metallization. Examination the water drop at 20 X magnification during placement with a micropipette is sufficient to determine coverage. The water drop shall be allowed to remain with the device under power for a minimum of 3 minutes duration. The power shall be removed, the device dried, and the device functionally verified to contain no programmed bit. Failure of any functional test which results from an open thin nichrome resistor (other than test equipment induced) shall fail the lot.

- b. Electrical parameters shall be as specified in table II herein.
- 4.4.3 <u>Group C inspection.</u> Group C inspection shall be in accordance with table IV of MIL-PRF-38535 and as follows:
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - c. For qualification, at least 50 percent of the sample selected for life testing shall be programmed (see 3.3.2). For quality conformance inspection, the programmability sample (see 4.4.1c) shall be included in the life test.
- 4.4.4 <u>Group D inspection.</u> Group D inspection shall be in accordance with table V of MIL-PRF-38535; end point electrical parameters shall be as specified in table II herein.
- 4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows:
- 4.5.1 <u>Voltage and current.</u> All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional and positive when flowing into the referenced terminal.
- 4.6 <u>Programming procedure for circuit A</u>. The programming specifications in table IV and the following procedures shall be used for programming the device.
- 4.6.1 Output polarity.
- 4.6.1.1 <u>Program active low (F_P function)</u>. Program output polarity before programming "AND" matrix and "OR" matrix. Program 1 output at a time. (S) links of unused outputs are not required to be fused.
 - a. Set GND (pin 14), and FE (pin 1) to 0 V.
 - b. Set V_{CC} (pin 28) to V_{CCL} .
 - c. Set \overline{CE} (pin 19), and I₀ through I₁₅ to V_{IH}.
 - d. Apply V_{OPH} to the appropriate output, and remove after a period t_p .
 - e. Repeat step D to program other outputs.
- 4.6.1.2 Verify output polarity.
 - a. Set GND (pin 14) to 0 V, and V_{CC} (pin 28) to V_{CCS} .
 - b. Enable the chip by setting \overline{CE} (pin 19) to V_{IL} .
 - c. Address a non-existent P-term by applying V_{IH} to all inputs I₀ through I₁₅.
 - d. Verify output polarity by sensing the logic state of outputs F₀ through F₇. All outputs at a high logic level are programmed active low (F_P function), while all outputs at a low logic level are programmed active high (F_P function).
 - e. Return V_{CC} to V_{CCP} or V_{CCL} .

f. For class S and B devices, if any output polarity does not verify as programmed, it shall be considered a programming reject. For class C devices, if any output does not verify as programmed, repeat 4.6.1.1 one time only. Outputs which fail to program the second time shall be considered programming rejects.

4.6.2 "AND" Matrix.

- 4.6.2.1 <u>Programming input variable</u>. Program one input at a time and one P-term at a time. All input variable links of unused P-terms are not required to be fused. However, unused input variables must be programmed as Don't Care for all programmed P-terms.
 - a. Set GND (pin 14) to 0 V, and V_{CC} (pin 28) to V_{CCP} .
 - b. Disable all device outputs by setting \overline{CE} (pin 19) to V_{IH} .
 - c. Disable all input variables by applying V_{IX} to inputs I_0 through I_{15} .
 - d. Address the P-term to be programmed (No. 0 through 47) by forcing the corresponding binary code on outputs F_0 through F_5 with F_0 as LSE. Use standard TTL logic levels V_{OHF} and V_{OLF} .
 - e. If the P-term contains neither I_0 or \overline{I}_0 (input is a Don't care), fuse both I_0 and \overline{I}_0 links by executing both steps f and g, before continuing with step k.
 - f. If the P-term contains I_0 , set to fuse the \overline{I}_0 link by lowering the input voltage at I_0 from V_{IX} to V_{IL} . Execute steps h, i, and j.
 - g. If the P-term contains \overline{I}_{0} , set to fuse the I_{0} link by lowering the input voltage at I_{0} from V_{IX} to V_{IL} . Execute steps h, i, and j.
 - h. After t_D delay, raise FE (pin 1) from V_{FEL} to V_{FEH} .
 - i. After t_D delay, pulse the \overline{CE} input from V_{IH} to V_{IX} for a period of t_P .
 - j. After t_D delay, return FE input to V_{FEL}.
 - k. Disable programmed input by returning I_0 to V_{IX} .
 - I. Repeat steps e through k for all other input variables.
 - m. Repeat steps d through e for all other P-terms.
 - n. Remove V_{IX} from all input variables.

4.6.2.2 Verify input variable.

- a. Set GND (pin 14) to 0 V, V_{CC} (pin28) to V_{CCP}, and FE (pin 1) to V_{FEL}.
- b. Enable F_7 output by setting CE to V_{IX} .
- c. Disable all input variables by applying V_{IX} to inputs I_0 through I_{15} .
- d. Address the P-term to be verified (No. 0 through 47) by forcing the corresponding binary code on outputs F_0 through F_5 .
- e. Interrogate input variable I₀ as follows:
 - 1. Lower the input voltage to I₀ from V_{IX} to V_{IH}, and sense the logic state of output F₇.
 - 2. Lower the input voltage to I_0 from V_{IH} to V_{IL} , and sense the logic state of output F_7 .

f. The state of I₀ contained in the P-term is determined in accordance with the following truth table:

I ₀	F ₇	Input variable state contained in P-term 1/
0	1	Ī
1	0	. 0
0	0	lo
1	1	10
0	1	Don't Care
1	1	Bont Gale
0	0	$(I_0), (\overline{I}_0)$
1	0	(10), (10)

- 1/ Two tests are required to uniquely determine the state of the input variable contained in the P-term.
- g. Disable verified input by returning to I_0 to V_{IX} .
- h. Repeat steps e and g for all other input variables.
- i. Repeat steps d through h for all other P-terms.
- j. Remove V_{IX} from all input variables.
- k. For class S and B devices, if any gate does not verify as programmed, it shall be considered a programming reject.
- 4.6.3 "OR" (Sum) Matrix.
- 4.6.3.1 <u>Program product term.</u> Program one output at a time for a P-term at the time. All P_n links in the "OR" matrix corresponding to unused outputs and unused P-terms are not required to be fused.
 - a. Set GND (pin 14) to 0 V, and V_{CC} (pin 28) to V_{CCS} .
 - b. Disable the chip by setting \overline{CE} (pin 19) to V_{IH} .
 - c. Set inputs I_6 through I_{15} to V_{IH} or V_{IL} .
 - d. Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to input variables I₀ through I₅, with I₀ as LSB.
 - e. If the P-term is contained in output functions F_0 ($F_0 = 1$ or $F_0 = 0$), go to step g, (fusing cycle not required).
 - f. If the P-term is not contained in output function F_0 ($F_0 = 0$ or $F_0 = 1$), set to fuse the P_n link by forcing output F_0 to V_{OPF} .
 - g. After t_{D} delay, raise FE (pin 1) from V_{FEL} to $V_{\text{FEH}}.$
 - h. After t_D delay, pulse the CE input from V_{IH} to V_{IX} for a period t_P .
 - i. After t_D delay, return FE input to V_{FEL}.
 - j. After t_D delay, remove V_{OPF} from output F_0 .
 - k. Repeat steps e through j for all other output functions.
 - I. Repeat steps d through k for all other P-terms.
 - m. Remove V_{CCS} from V_{CC} .

4.6.3.2 Verify product term.

- a. Set GND (pin 14) to 0 V, and V_{CC} (pin 28) to V_{CCS} .
- b. Enable the chip by setting \overline{CE} (pin 19) to V_{IL} .
- c. Set inputs I_0 through I_{15} to V_{IH} and V_{IL} .
- d. Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to input variables I_0 through I_5 .
- e. To determine the status of the P_n link in the "OR" matrix for each output function F_P or F_P sense, the state of outputs F_0 through F_7 . The status of the link is given by the following truth table:

Out		
Active high	Active low	P-term link
(F _P)	(F _P °)	
0	1	Fused
1	0	Present

- f. Repeat steps d and e for all other P-terms.
- g. Remove V_{CCS} from V_{CC} .
- h. For class S and B devices, if any bit does not verify as programmed it shall be considered a programming reject.
- 4.7 <u>Programming procedure for circuit B.</u> The programmed specifications on table V and the following procedures shall be used for programming the device.

4.7.1 Program "PRODUCT (AND)" matrix.

- 4.7.1.1 All 48 AND gates of the product matrix are fuse linked to both the true and false lines of every input buffer in the initial unprogrammed state. The initial logic expression for the 48 unprogrammed AND gates is I₀ ° I₀ ° I₁ ° I₁₅ ° I₁₅ (where I_n or I_n is defined to be an input term). Programming the fuse located by the selection of an input line, 'i_n" and the mth AND gate replaces the input term I_n with "1" in the logic expression for the mth AND gate.
 - a. Connect pin 28 (V_{CC}) to 5.0 V.
 - b. Connect pin 14 (GND) to ground.
 - c. Connect pin 19 (\overline{CE}) to a TTL HIGH level.
 - d. Apply TTL levels to pins 10 through 13, 15, and 16 (F_7 through F_2) to address an on chip one of forty eight decoder to select the AND gate to be programmed (F_7 = LSB and F_2 = MSB).
 - e. Apply 12.0 V to all input pins (I₀ through I₁₅).
 - f. Apply the proper TTL level to an Ix input pin as follows (program one input at a time):
 - 1. If the product term to be programmed contains the input term Ix (where x = 0 through 15), lower the Ix pin to a TTL HIGH level.
 - 2. If the product term to be programmed contains the input term Ix, lower the \overline{I} x to a TTL LOW level.
 - 3. If the product term does not contain the input terms $\overline{1}$ x or lx (i.e., lx is a DON'T CARE input), perform steps f1, g, f2, and g.
 - g. Apply a 15 V programming pulse to pin 1 (FE) according to the programming specification table.

- h. Repeat steps e through g for each input of the selected product term.
- i. Repeat steps d through h for all other product terms to be programmed.
- j. Program one input at a time.
- k. All unused inputs of programmed product terms must be programmed as DON'T CARES.
- I. Inputs of unused product lines are not required to be programmed.
- m. Pin 18 (F₀) is in the read mode (open collector). Care must be taken so that this pin is either left open, grounded, or loaded such that the current flowing into the pin does not exceed 16 mA.

4.7.1.2 Verify "PRODUCT (AND)" matrix.

- a. Connect pin 28 (V_{CC}) to 5.0 V.
- b. Connect pin 14 (GND) to ground.
- c. Connect pin 19 ($\overline{\text{CE}}$) to a TTL HIGH level.
- d. Apply TTL levels to pins 10 through 13, 15, and 16 (F_7 through F_2) to address an on chip one of forty-eight decoder to select the AND gate to be verified (F_7 = LSB and F_2 = MSB).
- e. Apply 10.8 V to all input pins (I_0 through I_{15}).
- f. Test the state of the lx input as follows:
 - 1. Lower the lx pin to a TTL HIGH level and sense the voltage on pin 18 (F₀).
 - 2. Lower the Ix pin to a TTL LOW and sense the voltage on pin 18 (F₀).
- g. The state of the lx input is determined as follows:

	lx = TTL HIGH	Ix = TTL LOW	Condition of lx for selected product term.
	Н	Н	Don't Care
Level at output F ₀	Н	L	Ix IN P-term
Lever at output 1 0	L	Н	Ix IN P-term
	L	L	unprogrammed

NOTES:

- 1. F_0 in this mode functions as an open collector output, $H = \ge 2.0 \text{ V}$, $L \le 0.8 \text{ V}$.
- 2. The table above is valid regardless of the polarity (active HIGH or active LOW) of F₀.
- 3. Pin 1 (FE) should be either floating or grounded.

4.7.2 <u>Program summing matrix.</u>

- 4.7.2.1 All 8 OR gates of the summing matrix are fuse linked to the outputs of the AND gates in the initial unprogrammed state. The initial logic expressions (sum of products) of the eight unprogrammed OR gates is P0 + P1 + P2 + ° ° ° + P47 where Pm is the product term programmed into the mth AND gate. Programming the fuse located by the selection of the mth AND gate and the nth summing line replaces the product term Pm with '0' in the logic expression of the nth OR gate. The nth summing line is selected by the selection of the nth output buffer where n = 1 through 8.
 - a. Connect pin 28 (V_{CC}) to 5.0 V.
 - b. Connect pin 14 (GND) to ground.
 - c. Connect pin 19 ($\overline{\text{CE}}$) to a TTL HIGH level.
 - d. Apply TTL levels to pins 4 through 9 (I_5 through I_0) to address an on chip one of forty-eight decoder to select the AND gate to be programmed (I_0 = LSB and I_5 = MSB).
 - e. Apply a TTL HIGH level to pins 20 and 21 (I₁₅ and I₁₄).
 - f. Connect the remaining input pins to 12.0 V.
 - g. Apply an 18 V programming pulse (see programming specification table) at the pin of the output to be programmed. Other output pins should be either left open or tied to a TTL HIGH level.
 - h. Progran one output pin at a time.
 - i. All unused product lines are not required to be programmed.

4.7.2.2 Verify summing matrix.

- a. Connect pin 28 (V_{CC}) to 5.0 V.
- b. Connect pin 14 (GND) to ground.
- c. Connect pin 19 (\overline{CE}) to a TTL LOW level.
- d. Apply TTL levels to pins 4 through 9 (I_5 through I_0) to address an on chip one of forty eight decoder to select the AND gate to be verified (I_0 = LSB and I_5 = MSB).
- e. Apply a TTL HIGH level to pins 20 and 22 (I_{15} and I_{13}).
- f. Connect the remaining input pins to 12.0 V.
- g. Sense the voltage on the output pin to be verified. The programming of the selected product line to the output line can be determined as follows:

Output	Fuse
Reads	Link
L	Blown (inactive)
Н	Unblown (active)

- h. Repeat steps d through g with V_{CC} at 4.4 V (LOW V_{CC} read).
- The condition of the fuse link can be determined from the table above regardless of the polarity (active HIGH or active LOW) of the output buffer being verified.

4.7.3 Program output polarity.

- 4.7.3.1 The initial unprogrammed state of all eight output buffers is active LOW or inverting. To program an output buffer into the active HIGH or non-inverting state, proceed as follows:
 - a. Connect pin 28 (V_{CC}) to 5.0 V.
 - b. Connect pin 14 (GND) to ground.
 - c. Connect pin 19 ($\overline{\text{CE}}$) to a TTL HIGH level.
 - d. Apply a TTL HIGH level to pins 4 through 9 (I₅ through I₀).
 - e. Apply a TTL HIGH level to pin 20 (I₁₅).
 - f. Connect the remaining input pins to 12.0 V.
 - g. Apply an 18 V programming pulse (see programming specifications table) to the pin of the output to be programmed. Other output pins should be either left open or tied to a TTL HIGH level.
 - h. Program one output at a time.

4.7.3.2 Verify output polarity.

- a. Connect pin 28 (V_{CC}) to 5.0 V.
- b. Connect pin 14 (GND) to ground.
- c. Connect pin 19 (\overline{CE}) to a TTL LOW level.
- d. Apply a TTL HIGH level to pins 4 through 9 (I₅ through I₀).
- e. Apply a TTL HIGH level to pins 21 and 22 (I₁₄ and I₁₃).
- f. Connect the remaining input pins to 12.0 V.
- g. Sense the voltage on the pin of the output buffer to be verified. The condition of the output can be determined as follows:

Output reads	Output state
Н	Active LOW
L	Active HIGH

- h. Repeat with V_{CC} at 4.4 V (LOW V_{CC} read).
- 4.7.4 <u>Summary of pin voltage circuit B.</u> In addition to verifying the Product (AND) Matrix, Summing Matrix, and Output Polarity separately after programming, a complete logic verification (normal read) with V_{CC} at 5.0 V is recommended after a device has been fully programmed. Table VI summarizes the full programming and verifying procedures.

TABLE III. Group A inspection for device type 01.

Subgroup	Symb		MIL- STD-	Case X	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	Measured terminal		limits	Unit
			883 nethod	Test no.	FE	17	16	15	14	13	12	I1	10	F7	F6	F5	F4	GND	F3	F2	F1	F0	CE	115	114	113	112	I11	110	19	18	V _{CC}		Min	Max	
1 T _c =25°C	V _{IC}			1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17		-18mA	-18m <i>A</i>	-18mA	-18mA	-18mA	-18mA	-18mA	-18mA					GND					-18mA	-18mA	-18mA	-18mA	-18mA	-18mA	-18mA	-18mA	-18mA	4.5V	10 11 12 13 14 15 16 17 18 19 110 111 112 113 114 115 CE		-1.2	W 44 44 44 44 44 44 44 44 44 44 44 44 44
	V _{OL}	- (3007	18 19 20 21 22 23 24 25	4		4/ « « «	4/ « « « «	4/ 	4/ 	4/	4/	4/	-9.6mA	-9.6mA	-9.6mA	-9.6mA	ec ec ec ec	-9.6mA	-9.6mA	-9.6mA	-9.6mA		4/ «	4/ 66 66 66 66 66	4/	4/	<u>4/</u> " " " " "	4/	4/	<u>4/</u> " " " " "	5.5V	F0 F1 F2 F3 F4 F5 F6 F7		0.5	41 41 41 41 41
	I _{IL}		3009	26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41		0.45V	0.45\	0.45∨	0.45V	0.45V	0.45V	0.45V	0.45V										0.45V		0.45V	0.45V	0.45V	0.45V	0.45V	0.45V	0.45V		10 11 12 13 14 15 16 17 18 19 110 111 112 113 114 115 CE	-1	-250	μ Α α α α α α α α α α α α α α
	I _{IH}		3010	43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58		5.5V	5.5V	5.5V	5.5V	5.5V	5.5V	5.5V	5.5V										5.5V	5.5V	5.5V	5.5V	5.5V	5.5V	5.5V	5.5V	5.5V		10 11 12 13 14 15 16 17 18 19 110 111 112 113 114 115 CE	50	64 64 64 64 64 64 64 64 64 64 64 64 64 6	

See footnotes at end of table.

TABLE III. Group A inspection for device type 01 – Continued.

Subgroup	Symbol		Case	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	Measured	Test lin	nits Unit
		STD-	X																													terminal		
		883	Test	FE	17	16	15	14	13	12	11	10	F7	F6	F5	F4	GND	F3	F2	F1	F0	CE	I15	114	I13	I12	111	I10	19	18	V_{cc}		Min M	ax
		method	no.																															
1	I _{CEX}		60														GND				5.5V	4.5V									5.5V	F0		μА
T _C =25°C			61														44			5.5V		44									66	F1	100	
			62														44		5.5V			44									**	F2		44
			63														44	5.5V				**									**	F3		44
			64													5.5V	"														"	F4		
			65												5.5V		"															F5		
			66											5.5V																		F6		
			67										5.5V																			F7		
	I _{cc}	3005	68							GND		GND					66					GND	GND	GND	GND	GND	GND	GND	GND	GND	"	V_{cc}	1	80 mA
2	Same to	ests and	termina	al con	nditions	as in s	ubgroup	o 1, exc	ept T _c :	= 125°C) .																							
3	Same to	ests and	termina	al con	nditions	as in si	ubgroup	1, exc	ept T _c :	= -55°C																								
7	Func-		69		1/	<u>1</u> /	<u>1</u> /	1/	1/	1/	1/	1/	<u>1</u> /	1/	1/	1/	GND	1/	<u>1</u> /	1/	1/	GND	1/	1/	1/	1/	1/	1/	1/	1/	1/	(8)	-	/
T _C =25°C	tional																															Outputs		
_	test																																1	
8	Same to	ests and	termina	al con	ditions	as in s	ubgroup	7, exc	ept T _c :	= -55°C																								
9	t _{PHI 1}	3003	70		<u>2</u> /	<u>2</u> /	<u>2</u> /	<u>2</u> /	2/	2/	2/	2/	3/	<u>3</u> /	3/	<u>3</u> /	GND	<u>3</u> /	3/	3/	3/	GND	2/	<u>2</u> /	2/	2/	2/	2/	2/	2/	2/	(8)		ns
T _C =25°C		Fig. 4			_	_	_	-	-		-	-	_	_		_		_	_	_	_		_	_	_	_	_	_	_			Outputs	00	
Ŭ	t _{PI H1}		71		"	ш	ш	и	44	66	44	44	ш	"	"	"	44	"	ш	44	66	44	66	44	44	66	44	66	66	66	ee	ű	80 8	30 "
	t _{PHI 2}		72		"	ш	ш	и	44	66	44	44	ш	"	"	"	44	"	ш	44	66	44	66	44	44	66	44	66	66	66	ee	"	5	60 "
1	t _{PI H2}		73		44	и	и	"	"	66	"	"	и	ш	44	ш	44	"	и	66	66	44	66	"	"	"	"	66	66	66	ш	u	5	50 "
10	Same te	ests, tern	ninal co	onditio	ons and	l limits a	as suba	roup 9.	except	T _C = 12	25°C.																							

- 1/ The functional tests shall verify that no fuses are blown for unprogrammed devices or that the altered item drawing pattern exists for programmed devices (see table II). The functional tests shall be accomplished as defined in Appendix A for unprogrammed devices.
- $_2$ / (Programmed device) The test will check all inputs, gates, and outputs that have been programmed. Propagation test for t_{PHL1} , t_{PLH1} , t_{PLH2} , is also measured. This test shall be performed with V_{CC} = 4.5 V, and V_{CC} = 5.5 V.
- 3_/ The outputs are loaded per figure 4.
- 4 / For programmed devices, select an appropriate set of inputs to acquire the desired output state.

TABLE III. Group A inspection for device type 02.

Subgro	лр Sy	ymbol	STD-	Case X	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27		Measured terminal			Unit
			883 method	Test no.	FE	17	16	15	14	13	12	I1	10	F7	F6	F5	F4	GND	F3	F2	F1	F0	CE	115	114	113	I12	111	110	19	18	V _{cc}		Min	Max	
1 T _C =25°	С	V _{IC}		1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17		-18mA												GND					-18mA								-18mA	4.5V "" "" "" "" "" "" "" "" "" "" "" "" ""	10 11 12 13 14 15 16 17 18 19 110 111 112 113 114 115 CE		-1.2 a a a a a a a a a a a a a	W
	,	V _{OL}	3007	18 19 20 21 22 23 24 25	4		4/	4/ « « «	4/ « « «	4/	4/	4/ « « «	4/ « « «	9.6mA	9.6mA	9.6mA	9.6mA		9.6mA	9.6mA	9.6mA	9.6mA		4/ 	4/ 64 64 64 64 64 64	4/	4/	4/ « « « «	4/	4/ « « «	4/ « « «	5.5V	F0 F1 F2 F3 F4 F5 F6		0.5 " " "	a a a a a a a a a a a a a a a a a a a
	,	V _{OH}	3006	26 27 28 29 30 31 32 33	æ	44 44 44 44	« « «	« « « «	« « «	ec e	66 66 66 66 66 66 66 66 66 66 66 66 66	ec e	ec e	-2mA	-2mA	-2mA	-2mA	« « «	-2mA	-2mA	-2mA	-2mA		66 66 66 66 66	64 64 64 64 64 64	66 66 66 66 66	66 66 66 66 66 66	66 66 66 66 66 66	66 66 66 66 66	66 66 66 66 66 66	66 66 66 66 66	4.5V	F0 F1 F2 F3 F4 F5 F6	2.4	66 66 66 66 66	er er er
		I _{IL}	3009	34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50		0.45V	0.45V	0.45V	0.45V	0.45V	0.45V	0.45V	0.45V					44 44 44 44 44 44 44 44 44 44 44 44 44					0.45V	0.45\	0.45V	0.45V	0.45V	0.45∨	0.45V	0.45V	0.45V	5.5V	10 11 12 13 14 15 16 17 18 19 110 111 112 113 114 115	-1 	-250 a a a a a a a a a a a a a	μ Α

See footnotes at end of table.

Subgroup	Symbol	MIL-	Case	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	Measured	Test I	imits	Unit
		STD- 883	X Test	FE	17	16	15	14	13	12	I1	10	F7	F6	F5	F4	GND	F3	F2	F1	F0	CE	I15	114	I13	l12	l11	I10	19	18	V _{CC}	terminal	Min	Max	l
1 T _c =25°C	I _{IH}	method 3010 "" "" "" "" "" "" "" "" "" "" "" "" ""	51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66		5.5V	5.5V	5.5V	5.5V	5.5V	5.5V	5.5V	5.5V					GND					5.5V	5.5V	5.5V	5.5V	5.5V	5.5V	5.5V	5.5V	5.5V	5.5V	IO 11 12 13 14 15 16 17 112 113 114 115 CE		50	μ Α
	l _{ozh}		68 69 70 71 72 73 74 75	4/	<u>4/</u>	4/	4/ "	4/ "	4/	4/ " " " " " " " " " " " " " " " " " " "	4/	4/ " " " " " " " "	5.5V	5.5V	5.5V	5.5V	ec e	5.5V	5.5V	5.5V	5.5V	GND "	4/	4/ « « « « «	4/ u u u	4/	4/ u u u	4/ 	4/ "	4/ " " " " " " " " " " " " " " " " " " "	« « «	F0 F1 F2 F3 F4 F5 F6 F7	100		44 44 44 44 44 44 44 44 44 44 44 44 44
	I _{OLZ}		76 77 78 79 80 81 82 83		er er er	66	« « «	ec ec ec ec	66 66 66 66 66 66	« « «	ec ec ec	« « «	0.45	0.45	0.45	0.45	« « «	0.45V	0.45V	0.45V	0.45V	и и и и	ec ec ec	« « «	ec ec ec ec	66 66 66 66 66 66 66 66 66 66 66 66 66	ee ee ee	66 66 66 66 66 66	« « «	"	« « «	F0 F1 F2 F3 F4 F5 F6 F7		-60	
	I _{os}	3011	84 85 86 87 88 89 90 91		" " " " "	« « « « « « « « « « « « « « « « « « «	« « « « «	" " " " " "	u u u u u	« « « « «	u u u u u	u u u u u	GND	GND	GND	GND	E E E E E E E E E E E E E E E E E E E	GND	GND	GND	GND	« « « « «	« « « « « « « « « « « « « « « « « « «	u u u u u	u u u u u	« « « « « « « « « « « « « « « « « « «	u u u u u	u u u u u	" " " " "	" " " " "	« « «	F0 F1 F2 F3 F4 F5 F6 F7	-10	-85 " " " "	mA " " " " mA
2 :	Same te	sts and t	ermina		ditions	as in sı	ıbgroup	1, exce	ept T _c =	125°C							1		1	ı												00			
3 :		sts and to		l con							4/	- 4/	- 4/	- 4/	1 4/	1 4/	LOND	4/	4/	47	4/	CND	4/	- 4/	4/	- 47	4/	41	- 4/	- 41	4/	(0)			_
7 T _C =25°C	Func- tional test	<u>1</u> /	93		<u>1</u> /	<u>1</u> /	<u>1</u> /	<u>1</u> /	<u>1</u> /	<u>1</u> /	<u>1</u> /	<u>1</u> /	<u>1</u> /	<u>1</u> /	<u>1</u> /	<u>1</u> /	GND	<u>1</u> /	<u>1</u> /	<u>1</u> /	<u>1</u> /	GND	<u>1</u> /	<u>1</u> /	<u>1</u> /	<u>1</u> /	<u>1</u> /	<u>1</u> /	<u>1</u> /	<u>1</u> /	<u>1</u> /	(8) Outputs			<u></u>
8 :		sts and to		l con										- 0/	1 0/	2/	LOND	2/	2/	2/	2/	CND	- 0/	0/	0/		0/	0/	0/		0/	(0)			
9 T _C =25°C	t _{PHL1}	3003 Fig. 4	94		<u>2</u> /	<u>2</u> /	<u>2</u> /	<u>2</u> /	<u>2</u> /	<u>2</u> /	<u>2</u> /	<u>2</u> /	<u>3</u> /	<u>3</u> /	<u>3</u> /	<u>3</u> /	GND	<u>3</u> /	<u>3</u> /	<u>3</u> /	<u>3</u> /	GND	<u>2</u> /	<u>2</u> /	<u>2</u> /	<u>2</u> /	<u>2</u> /	<u>2</u> /	<u>2</u> /	<u>2</u> /	<u>2</u> /	(8) Outputs	80		ns
	t _{PLH1}	"	95 96	\vdash	"	"	"	"		"	"	"	"	"	"	"	"		" "	"	"	"		- "	"	"	"	"	"	"	"	66		80 50	"
L	t _{PLH2}	u	97		44	и	ш	"	и	и	"	и	44	и	и	и	"	4	и	"	и	ш	ш	м	"	66	и	"	и	"	и	н		50	"
10	Same te	sts, term																									· ·						•		
11 ;	Same te	sts, term	inal co	nditio	ns and	limits a	as subg	roup 9,	except	$T_{\rm C} = -5$	5°C.																								

TABLE III. Group A inspection for device type 02.

- 1/ The functional tests shall verify that no fuses are blown for unprogrammed devices or that the altered item drawing pattern exists for programmed devices (see table II). The functional tests shall be accomplished as defined in Appendix A for unprogrammed devices.
- 2/ (Programmed device) The test will check all inputs, gates, and outputs that have been programmed. Propagation test for t_{PHL1} , t_{PLH1} , t_{PLH2} is also measured. This test shall be performed with $V_{CC} = 4.5 \text{ V}$, and $V_{CC} = 5.5 \text{ V}$.
- 3/ The outputs are loaded per figure 4.
- $\frac{1}{4}$ For programmed devices, select an appropriate set of inputs to acquire the desired output state.

TABLE IV. Programming characteristics - Circuit A. 4/

Symbol	Parameter	Test Conditions		Limits		Unit
•			Min	Type	Max	Offic
V _{CCS} <u>1/</u> <u>2/</u>	V _{CC} supply (program/verify "OR" verify output program)	I _{CCS} = 550 mA, min (Transient or steady state)	8.25	8.5	8.75	V
V _{CCL}	V _{CC} supply (Program output polarity)		0.	0.4	0.8	V
Iccs	I _{CC} limit (Program "OR")	V _{CCS} = + 8.50 ± .25 V	550		1000.	mA
V _{OPH} <u>2/</u>	Output voltage (Program output polarity)	I _{OPH} = 300 ± 25 mA	16.0	17.0	18.0	V
V _{OP1}	Output voltage (Idle)		0.	0.4	0.8	V
I _{OPH}	Output current limit (Program output polarity)	V _{OPH} = +17 ± 1.0 V	275	300	325	mA
V _{IH}	Input voltage (Logic "1")		2.4		5.5	V
V _{IL}	Input voltage (Logic "0")		0.	0.4	0.8	V
I _{IH}	Input current (Logic "1")	V _{IH} = +5.5 V			50	μΑ
I _{IL}	Input current (Logic "0")	V _{IL} = 0 V			-500	μΑ
V _{OHF}	Forced output (Logic "1")		2.4		5.5	V
V _{OLF}	Forced output (Logic "0")		0.	0.4	0.8	V
I _{OHF}	Output current (Logic "1")	V _{OHF} = +5.5 V			100	μΑ
lolf	Output current (Logic "0")	V _{OLF} = 0 V			-1	mA
V _{IX}	CE program enable level		9.5	10	10.5	V
I _{IX1}	Input variables current	V _{IX} = +10 V			2.5	mA
I _{IX2}	CE input current	V _{IX} = +10 V			5.0	mA
V _{FEH} <u>2/</u>	FE supply (Program)	I _{FEH} = 300 ± 25 mA (Transient or steady state)	16.0	17.0	18.0	V
V_{FEL}	FE supply (Idle)		1.25	1.5	1.75	V
I _{FEH}	FE supply current limit	V _{FEH} = + 17 ± 1.0 V	275	300	325	mA
V _{CCP} <u>1/</u>	V _{CC} supply (Program "AND")	I _{CCP} = 550 mA, min (Transient or steady state)	4.75	5.0	5.25	V
I _{CCP}	I _{CC} limit (Program "AND")	$V_{CCP} = +5.0 \pm .25 \text{ V}$	550		1000	mA
V _{OPF}	Forced output (Program)		9.5	10	10.5	V
I _{OPF}	Output current (Program)				10	mA
T _R	Output pulse rise time		10		50	μs
t _P	CE programming pulse width		1		1.5	ms
t _D	Pulse sequence delay		10			μs
T _{PR}	Programming time			.6		ms
T _{PR} T _{PR} + T _{PS}	Programming duty cycle				50	%
FL	Fusing attempts per link				2	cycle
V _S <u>3/</u>	Verify threshold		1.4	1.5	1.6	V

^{1/2} Bypass V_{CC} to GND with a 0.01 μ f capacitor to reduce voltage spikes.

<u>2/</u> Care should be taken to ensure that the voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.

^{3/} V_s is the sensing threshold of the FPLA output voltage for a programmed link. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.

^{4/} These are specifications which a programming system must satisfy.

^{5/} T_C = 25 ° C.

TABLE V. Programming specifications - Circuit B.

		Reco	mmende	d <u>1/</u>		
Symbol	Characteristic	Min	Value	Max	Units	Comments
V _{IH}	TTL levels	2.4	5.0	5.0	V	Apply to appropriate address and output pins. Do not leave pins open.
V _{IL}		0	0	0.4	V	
CE	Chip select	2.4	5.0	5.0	V	
V _{OP}	Programming voltage pulse	17.5	18.0	18.5	V	Apply to the appropriate output pin.
t _{PW}	Programming pulse width Duty cycle, programming pulse		0.18	50	ms	
	puise		20		%	Maximum duty cycle to maintain T _C < 85 °C
	Programming pulse rise time	0.5	1.0	3.0	μs	
t _r	Number of pulses required	1	4	8		
V _{CC}	Power supply voltage	4.9	5.0	5.1	V	
t _c	Case temperature		25	85	°C	
I _{VP}	Programming pulse current max (V _P pin)			200	mA	If pulse generator is used, set current limit to this max value.
I _{OP}	Programming pulse current max (any output pin)			100	mA	If pulse generator is used, set current limit to this max value.
V _{CC}	Low V _{CC} read		4.4	5.0	V	Programming read verify.
V _P	Programming voltage	14.5	15.0	15.5	V	Pin 1

 $\underline{1/}$ T_C = 25 °C.

TABLE VI. Summary of pin voltages – Circuit B.

	Read	Program product "AND" matrix	Verify product "AND" matrix	Program summing matrix	Verify summing matrix	Program output polarity	Verify output polarity
Pin 1 (FE)	***	18	***	***	***	***	***
Pin 2 (I ₇)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 3 (I ₆)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 4 (I ₅)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 5 (I ₄)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 6 (I ₃)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 7 (I ₂)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 8 (I ₁)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 9 (I ₀)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 10 (F ₇)	Read	TTL	TTL	****	Read	***	Read
Pin 11 (F ₆)	Read	TTL	TTL	***	Read	***	Read
Pin 12 (F ₅)	Read	TTL	TTL	****	Read	****	Read
Pin 13 (F ₄)	Read	TTL	TTL	****	Read	***	Read
Pin 14 (GND)	GND	GND	GND	GND	GND	GND	GND
Pin 15 (F ₃)	Read	TTL	TTL	****	Read	***	Read
Pin 16 (F ₂)	Read	TTL	TTL	****	Read	***	Read
Pin 17 (F ₁)	Read	**	**	****	Read	***	Read
Pin 18 (F ₀)	Read	Read	Read	***	Read	***	Read
Pin 19 (CE)	TTL LOW	TTL HIGH	TTL HIGH	TTL HIGH	TTL LOW	TTL HIGH	TTL LOW
Pin 20 (I ₁₅)	TTL	12.0*	12.0*	TTL HIGH	TTL HIGH	TTL HIGH	12.0
Pin 21 (I ₁₄)	TTL	12.0*	12.0*	TTL HIGH	12.0	12.0	TTL HIGH
Pin 22 (I ₁₃)	TTL	12.0*	12.0*	12.0	TTL HIGH	12.0	TTL HIGH
Pin 23 (I ₁₂)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 24 (I ₁₁)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 25 (I ₁₀)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 26 (I ₉)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 27 (I ₈)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 28 (V _{CC})	5.0	5.0	5.0	5.0	12.0	5.0	5.0

^{*} For selection of input apply TTL HIGH or TTL LOW
** Left open or TTL HIGH.
*** Left open or grounded.
*** Left open, TTL HIGH, or programming pulse.
The program table is used for coding FPLAs.

5. PACKAGING

5.1 Packaging requirements. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Service or Defense Agency, or within the military service's system command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but it is not mandatory)

- 6.1 <u>Intended use.</u> Microcircuits conforming to this specification are intended for logistic support of existing equipment.
 - 6.2 Acquisition requirements. Acquisition documents should specify the following:
 - a. Title, number, and date of the specification.
 - b. PIN and compliance identifier, if applicable (see 1.2).
 - c. Requirements for delivery of one copy of the conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
 - d. Requirement for certificate of compliance, if applicable.
 - e. Requirements for notification of change of product or process to the acquiring activity in addition to notification to the qualifying activity, if applicable.
 - f. Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action, and reporting of results, if applicable.
 - g. Requirement for product assurance options.
 - h. Requirements for carriers, special lead lengths or lead forming, if applicable. These requirements shall not affect the part number. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
 - i. Requirement for programming the device, including processing option.
 - j. Requirements for "JAN" marking.
 - k. Packaging requirements (see 5.1).
- 6.3 <u>Qualification</u>. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML-38535 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or purchase orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DSCC-VQ, 3990 E. Broad Street, Columbus, Ohio 43123-1199.
- 6.4 <u>Superseding information</u>. The requirements of MIL-M-38510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML) system provided by MIL-PRF-38535. Previous references to MIL-M-38510 in this document have been replaced by appropriate references to MIL-PRF-38535. All technical requirements now consist of this specification and MIL-PRF-38535. The MIL-M-38510 specification sheet number and PIN have been retained to avoid adversely impacting existing government logistics systems and contractor's parts lists.

6.5 <u>Abbreviations, symbols, and definitions.</u> The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331, and as follows:

GND	Electrical ground (common terminal)
	Voltage level at an input terminal.
V _{IC}	
I _{IN}	Current flowing into an input terminal.

- 6.6 <u>Logistic support.</u> Lead materials and finishes (see 3.4) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2) and lead material and finish A (see 3.4). Longer length leads and lead forming shall not affect the part number. It is intended that spare devices for logistic support be acquired in the unprogrammed condition (see 3.8.1) and programmed by the maintenance activity, except where use quantities for devices with a specific program or pattern justify stocking of preprogrammed devices.
- 6.7 <u>Substitutability.</u> The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic industry type. Generic industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-35810 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of generic industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-PRF-38535.

Device type	Commercial type
01	Circuit A, Signetics Corp 82S101
01	Circuit B, Fairchild 93458
02	Circuit A, Signetics Corp 82S100
02	Circuit B, Fairchild 93459

6.8 <u>Manufacturers' designations</u>. Manufacturers' circuits included in this specification are designated as shown in table VII.

Table	VII. Manufacturers'	<u>designations</u>
	Signetics Corp	Fairchild
Device type	Circuits	
	Α	В
01	X	Х
02	X	Χ

6.9 <u>Changes from previous issue.</u> Marginal notations are not used in this revision to identify changes with respect to the previous issue, due to the extent of the changes.

GATE TEST PROGRAM AND FUNCTIONAL TESTS

A.1 SCOPE

A.1.1 This Appendix A covers the fuse test program to be used for unprogrammed devices, and defines the requirements for functional tests of unprogrammed devices. This Appendix is a mandatory part of this standard. The information contained herein is intended for compliance.

A.2 GATE TEST PROGRAM.

A.2.1 When required, as in paragraph 3.3.2.1, the device may be programmed as shown in table A-I. This program will allow for testing all of the available gates.

A.3 FUSE TESTS FOR DEVICE TYPES 01 AND 02.

A.3.1 <u>Unprogrammed devices</u> – Circuit A.

A.3.1.1 Output polarity fuse check.

Terminal conditions: $V_{CC} = 8.5 \text{ V}$

FE = 1.5 V CE = GND All inputs = 3.0 V

a. Sense all outputs for logic low, any high is a failure.

A.3.1.2 "AND" matrix fuse check.

Terminal condition: $V_{CC} = 4.5 \text{ V}$ FE = 1.5 V

CE = 1.5 V

All inputs = 10 V (except for input being checked)

- a. Address all "P" terms with a binary count 0-47, put into F_0 to F_5 with F_0 = LSB and F_5 =MSB.
- b. Sense output F₇ for each "P" term. F₇ should also be low and if it goes high, then it means a failure since a fuse is open. The input being checked should be set first to V_{IH} and then V_{IL}. F₇ should remain low in both cases.
- c. Repeat b for all inputs, one at a time.
- d. Repeat a and then b for all "P" terms and their inputs.

A.3.1.3 "OR" (Sum) matrix fuse check.

Terminal condition: $V_{CC} = 8.5 \text{ V}$ FE = 1.5 V

 $I_6 - I_{15} = Open$

 $I_0 - I_{15}$ = Binary Count Input for address

CE = GND

- a. Sense each output for logic high. Any low is a failure, indicating a fuse open.
- b. Sense all output low when binary input count goes to 48. Any high is a failure.

A.3.2 <u>Unprogrammed devices</u> – Circuit B.

A.3.2.1 "AND" (Product) matrix input fuse check.

Terminal conditions: $V_{CC} = 5.0 \text{ V}$

CE = TTL HIGH

- a. Select the product term to be tested by applying a binary address of TTL levels to pins 10 through 13, 15, 16 (F_7 through F_2) (F_7 = LSB, F_2 =MSB).
- b. Apply 12.0 V to all input pins (I₀ through I₁₅) except for input Ix being tested.
- c. The state of the lx input fuse will be checked if the truth table below holds. Vary input lx while monitoring pin 18 (F_0).

If F₀ is HIGH, then fuse is open indicating a failure.

- d. Repeat steps b and c for each input of the selected product term.
- e. Repeat steps a through c for all other product items and input fuse tests.

A.3.2.2 "OR" (Sum) matrix fuse check.

Terminal conditions: $V_{CC} = 5.0 \text{ V}$

 $\frac{V_{CC}}{CE} = 5.0 \text{ V}$

- a. Apply TTL levels to pins 4 through 9 (I_5 through I_0) to select the AND gate to be verified (I_0 = LSB and, I_5 = MSB).
- b. Apply TTL HIGH level to pins 20 and 22 (I_{15} and I_{13}).
- c. Connect the remaining input pins to 12.0 V.
- d. Sense the voltage on the output pin to be verified. All unblown fuse links will indicate a high on the output pin.

A.3.2.3 Output polarity fuse check.

Terminal conditions: $V_{CC} = 5.0 \text{ V}$

CE = TTL LOW

- a. Apply TTL HIGH level to pins 4 through 9 (I_5 through I_0), 21 and 22 (I_{14} and I_{13}).
- b. Connect remaining pins to 12.0 V.
- Sense the voltage on the pins of the output buffer to be verified. All output levels should read TTL HIGH.

A.3.3 Programmed devices – Circuits A and B.

Program the device according to the program shown in table A-I.

TABLE A-I. Program tables for test device.

			Program tab	le entries		
	Input v	ariable	Output	function	Output ac	tive level
I _m	Īm	Don't Care	Prod. Term Present in F _P	Prod. Term not Present in F _P	Active High	Active Low
Н	L	— (dash)	Α	(period)	Н	L
	-	unused inputs ns	Notes: 1. Entries indo output polarity 2. Enter (A) fo outputs of use	or unused	Notes: 1. Polarity programme only. 2. Enter (Hunused out)) for all

TABLE A-I. Program tables for test device - Continued.

No.	Product Term																
NO. 15	Input variable																
O	No.	15	1/	13	12	11					6	5	1	3	2	1	Λ
1	0	-	-		12			_		<u>'</u>	_		_	_	_		
2								T					н				-
3 - - - - L L H -																	
4 - - - L - H - - H - - H -				_				_			_		_	_		П	_
5 - - - - L L H - H -				_			<u> </u>	L_		_	_	П	_	_		_	_
6 - - - - L - H - - H -				_			<u> </u>	_		_	_	_	_	_	П	_	_
7 — — — L L H H — — — — — H — — — — H — — — — H — — — — H — — — — H — — — — — H — — — — — — H —		_	_	_	_	_		L		_	п	_	_	_	_	_	_
8 - - - - L L L - - H - - H - - H - - H - - H - - H - - H - - H - - H - - H - - - H - - - H - - - H -		_	_	_	_	_		_		_	_	_	_	П	_	_	_
9				_									_	_		_	
10		_	_	_	_	_	-	_		_	_		п	_	_	_	П
111 — — — — H H H — — H — — H — — H —		_	_	_	_	_	-			_	_	П	_	_	_	п	_
12 — — — H H H — — H —		_	_	_	_	_				_	п	_	_			_	_
13 — — — — H H H — — H —				_		_				Н	_	_	_	Н		_	_
14 — — — H H H — H H L L — — — H H L L — — H — — — H — — — — — — H —		_	_	_	_	_				_	_			_	_	_	_
15		_	_		_	_						Н		_	_	_	_
16 - - - L H L L - - L - - - H H L L - - H - - - H - - - H - - - H - - - H -		_	_	_	_	_					Н	_	_	_	_	_	_
17 - - - L H L L - - H - - - L L - - - H -		_	_	_	_						_	_	_	_	_	_	_
18 - - - H H L L - - L - - L - - H - - H - - - H - - - H - - - H -		_	_	_	_					_	_	_	<u>L</u>	_	_	_	
19 - - - H H L L - - H - H - H - - H - H - H - - H - - H - - H - - H - - H - - H -		_	_	_	_						_	_		_	_	_	-
20 - - H - H L L - L - - H - H - - H - - H - - H - - H - - H - - H - - H - - H - - H - - H - - H - - H - - H - - H - - H - - H - - H - - - H -		_	_	_	_					_	_	_		_	_	_	
21 - - H - H L L - H L - - H L - - H - - L - - L - - L - - L - - L - - L - - L - - H - - H - - H - - H - - H - - - H -		_	_	_	_	Н				_	_	_	Н	_	_	_	Н
22 - - - L - H L L - L - H - - L - H - - H - - H - - H - - H - - H - - H - - H - - H - - H - - - H -		_	_	_		_			L	_	_	L	_	_	_	Н	_
23 - - L - H L L - H - - H - - H - - H - - H - - H - - H - - H - - H - - - H -		_	_	_		_		_	L	_	_		_	_	_	_	_
24 — — H L L — — H — — H — — H — — H — — H — — H — — H —		_	_	_	L	_				_	_		_	_	_		_
25 — — H — H L — H — — H — — H — — H —		_	_	_	L	_		L	L	_	_	Η	_	_	_	Н	_
26 - - L - H L L - L - - L - - H L L - H - - H - - - H - - - H - - - H - - - H - - - H -		_	_		_	_				_		_	_	_		_	_
27 — — L — H L L — H — — H — — H — — H — — H — — H — — — H — — — H — — — H —		_	_	Н	_	_		L	L	_	Н	_	_	_	L	_	_
28 - H - - H L L L - - H -		_	_	L	_	_		L	L	_		_	_	_	L	_	_
29 — H — — H L L H —		_	_	L	_	_			L		Н	_	_	_	Н	_	_
30 - L - - H L L -		_		_	_	_		L	L	L	_	_	_	Н	_	_	_
31 - L - - H L L H - - H - - - H - - - H -		_	Н	_	_	_		L			_	_	_	L	_	_	_
32 - L - - H L L - - H - - - H - - - H -		_	L	_	_	_	Н	L	L	L	_	_	_	L	_	_	_
33 - L - - H L L H -		_	L	_	_	_	Н	L	L	Н	_	_	_	Н	_	_	_
34 - - - H H L L - - - - H H H L L - - - - - - H H H L L - - H -		_	L	_	_	_		L	L		_	_	_	Η	_	-	_
35 - - - H H L L - - H -	33	ı	L	_	ı	ı	Τ	L	L	Η	-	I	-	I	ı	I	-
36 - - L - H L - - - - H - - - - - H -		_	_		_			L	L	_	_	_	_	_		_	Н
37 - - - L - H L - - H -		_	_		_	Н	Н	L	L				Н	_	_	_	_
38 - - L - H L L - - - H - - - - H - - - - H -		_	_		L	_							_	_		Н	
38 - - L - H L L - - - H - - - - H - - - - H -	37	_	_		Ĺ	_	Н					Н		_	_	_	_
39 - - L - H L L - H -		_	_	L		_			L	_	_		_	_	Н	_	_
40 - - - - H L L H - - H -	39	_	_		_	_	Н	L	L	_	Н	_	_	_	_	_	_
41 — — — — H L L — — H H — — H H H H H H H H H		_	_	_	_	_		L	L	Н		_	_	Н	_	_	_
42 - - - - H L L - - H - - H - 43 - - - - - H L L - H - - H - - H - - H - - H - - - H - - - H - - - - H - - - - H -<			_	_	_	_						_	Н	_		_	Н
43 - - - - - H L - H - - H - - 44 H<	42		_	_	_	_						Н			_	Н	
44 H </td <td></td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td>Н</td> <td></td> <td>_</td>		_	_	_	_	_								_	Н		_
45 L L L L L L L L L L L L L L L L L L L			Н	Н	Н	Н						Н					Н
46 L L L L L L L L H H H H H H H				-													

TABLE A-I. Program tables for test device - Continued.

			Activ	e Le	vel			
	L	L	L	L	Н	Н	Н	Н
No.			Out	put	Func	tion		
	7	6	5	4	3	2	1	0
0	•	•	•	Α	•	•	•	Α
1	•	•	•	Α	•	•	•	Α
2	•	•	Α	•	•	•	Α	•
3	•	•	Α	•	•	•	Α	•
4	•	Α	•	•	•	Α	•	•
5	•	Α	•	•	•	Α	•	•
6	Α	•	•	•	Α	•	•	•
7	Α	•	•	•	Α	•	•	•
8	•	•	•	Α	•	•	•	Α
9	•	•	Α	•	•	•	Α	•
10	•	Α	•	•	•	Α	•	•
11	Α	•	•	•	Α	•	•	•
12	•	•		Α	•	•	•	Α
13	•	•	Α	•	•	•	Α	_
14	•	Α	•	•	•	Α	•	•
15	Α	•	•	•	Α	_	•	•
16	•	•	•	Α	•	•	•	Α
17	•	•	•	•	•	•	•	Α
18	•	•	•	•	•	•	•	Α
19	•	•	•	•	•	•	•	Α
20	•	•	•	•	•	•	Α	•
21	•	•	•	•	•	•	Α	•
22	•	•	•	•	•	•	Α	•
23	•	•	•	•	•	•	Α	•
24	•	•	•	•	•	Α	•	•
25	•	•	•	•	•	Α	•	•
26	•	•	•	•	•	Α	•	•
27	•	•	•	•	•	Α	•	•
28	•	•	•	•	Α	•	•	•
29	•	•	•	•	Α	•	•	•
30	•	•	•	•	Α	•	•	•
31	•	•	•	•	Α	•	•	•
32	•	•	•	Α	•	•	•	•
33	•	•	•	Α	•	•	•	•
34	•	•	Α	•	•	•	•	•
35	•	•	Α	•	•	•	•	•
36	•	Α	•	•	•	•	•	•
37	•	Α	•	•	•	•	•	•
38	Α	•	•	•	•	•	•	•
39	Α	•	•	•	•	•	•	•
40	•	•	•	Α	•	•	•	•
41	•	•	Α		•	•	•	•
42	•	Α	•	•	•	•	•	•
43	Α	•	•	•	•	•	•	•
44	Α	Α	Α	Α	Α	Α	Α	Α
45	Α	Α	Α	Α	Α	Α	Α	Α
46	Α	Α	Α	Α	Α	Α	Α	Α
47	Α	Α	Α	Α	Α	Α	Α	Α

Custodians:

Army – CR Navy – EC Air Force – 11

DLA – CC

Preparing activity:

DLA - CC

Review activities:

Army - MI, SM

Navy - AS, CG, MC, SH, TD

Air Force – 03, 19, 99

(Project 5962-2005-045)

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at http://assist.daps.dla.mil.