

# MOSFET – Dual, N-Channel, Asymmetric, POWERTRENCH®, Power Clip, 25 V

### **FDPC8012S**

#### **General Description**

This device includes two specialized N-Channel MOSFETs in a dual package. The switch node has been internally connected to enable easy placement and routing of synchronous buck converters. The control MOSFET (Q1) and synchronous SyncFET<sup>TM</sup> (Q2) have been designed to provide optimal power efficiency.


#### **Features**

Q1: N-Channel

- Max  $R_{DS(on)} = 7.0 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 12 \text{ A}$  Q2: N–Channel
- Max  $R_{DS(on)} = 2.2 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 23 \text{ A}$
- Low Inductance Packaging Shortens Rise/Fall Times, Resulting in Lower Switching Losses
- MOSFET Integration Enables Optimum Layout for Lower Circuit Inductance and Reduced Switch Node Ringing
- RoHS Compliant

#### **Applications**

- Computing
- Communications
- General Purpose Point of Load



PQFN8 3.3X3.3, 0.65P CASE 483AZ

#### **MARKING DIAGRAM**


&Z&3&K 01OD 03OD O

&Z = Assembly Plant Code &3 = 3-Digit Date Code

&K = 2-Digits Lot Run Traceability Code

01OD03OD = Device Code

#### **PIN ASSIGNMENT**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 13 of this data sheet.

#### **MOSFET MAXIMUM RATINGS** (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter		Q1	Q2	Unit
V <sub>DS</sub>	Drain to Source Voltage	Drain to Source Voltage		25	V
V <sub>GS</sub>	Gate to Source Voltage		12	12	V
I <sub>D</sub>	Drain Current	− Continuous T <sub>C</sub> = 25°C	35	88	Α
		– Continuous T <sub>A</sub> = 25°C	13 (Note 1a)	26 (Note 1b)	
		- Pulsed (Note 4)	40	120	
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 3)		50	181	mJ
$P_{D}$	Power Dissipation for Single	T <sub>A</sub> = 25°C	1.6 (Note 1a)	2.0 (Note 1b)	W
	Operation	$T_A = 25^{\circ}C$	0.8 (Note 1c)	0.9 (Note 1d)	
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range -55 to +150		+150	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS

Symbol	Characteristic	Value	Value	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	77 (Note 1a)	63 (Note 1b)	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	151 (Note 1c)	135 (Note 1d)	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	5.0	3.5	

#### $\textbf{ELECTRICAL CHARACTERISTICS} \ (T_J = 25^{\circ}\text{C unless otherwise noted})$


Symbol	Parameter	Test Condition	Туре	Min	Тур	Max	Unit		
OFF CHAP	OFF CHARACTERISTICS								
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$ $I_D = 1 \text{ mA}, V_{GS} = 0 V$	Q1 Q2	25 25	-	-	V		
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 μA, referenced to 25°C $I_D$ = 10 mA, referenced to 25°C	Q1 Q2	-	18 22	- -	mV/°C		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	Q1 Q2	1 1	-	1 500	μΑ		
I <sub>GSS</sub>	Gate to Source Leakage Current, Forward	$V_{GS} = 12 \text{ V/-8 V}, V_{DS} = 0 \text{ V}$ $V_{GS} = 12 \text{ V/-8 V}, V_{DS} = 0 \text{ V}$	Q1 Q2	1 1	-	±100 ±100	nA		
ON CHAR	ACTERISTICS								
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 250 \mu A$ $V_{GS} = V_{DS}$ , $I_D = 1 \text{ mA}$	Q1 Q2	0.8 1.1	1.3 1.6	2.2 2.2	V		
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C $I_D$ = 10 mA, referenced to 25°C	Q1 Q2	-	-4 -4	_ _	mV/°C		
R <sub>DS(on)</sub>	Drain to Source On Resistance	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 12 A V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 12 A, T <sub>J</sub> = 125°C	Q1	- -	5.2 7.5	7.0 10.5	mΩ		
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 23 A V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 23 A ,T <sub>J</sub> = 125°C	Q2	-	1.6 2.3	2.2 3.2			
9FS	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_D = 13 \text{ A}$ $V_{DS} = 5 \text{ V}, I_D = 26 \text{ A}$	Q1 Q2	1 1	79 200	-	S		
DYNAMIC	CHARACTERISTICS								
C <sub>iss</sub>	Input Capacitance	Q1: V <sub>DS</sub> = 13 V, V <sub>GS</sub> = 0 V, f = 1 MHz	Q1 Q2	-	1075 3456	-	pF		
C <sub>oss</sub>	Output Capacitance	Q2: $V_{DS} = 13 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Q1 Q2	1 1	250 885	<u>-</u> -	pF		
C <sub>rss</sub>	Reverse Transfer Capacitance		Q1 Q2	1 1	50 130	- -	pF		
$R_g$	Gate Resistance		Q1 Q2	0.1 0.1	0.4 0.5	2.0 2.0	Ω		

**ELECTRICAL CHARACTERISTICS** (T<sub>.J</sub> = 25°C unless otherwise noted) (continued)


Symbol	Parameter	Test Condition	Type	Min	Тур	Max	Unit
SWITCHIN	IG CHARACTERISTICS	•		•			
t <sub>d(on)</sub>	Turn-On Delay Time	Q1: $V_{DD} = 13 \text{ V}, I_{D} = 13 \text{ A}, R_{GEN} = 6 \Omega$	Q1 Q2	- -	6 12	_ _	ns
t <sub>r</sub>	Rise Time	Q2: $V_{DD} = 13 \text{ V}, I_{D} = 26 \text{ A}, R_{GEN} = 6 \Omega$	Q1 Q2	- -	2 3	-	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		Q1 Q2	- -	19 34	- -	ns
t <sub>f</sub>	Fall Time		Q1 Q2	- -	2 3	-	ns
Qg	Total Gate Charge	V <sub>GS</sub> = 0 V to 4.5 V Q1: V <sub>DD</sub> = 13 V, I <sub>D</sub> = 13 A	Q1 Q2	- -	8 25	-	nC
$Q_{gs}$	Gate to Source Gate Charge	Q2: V <sub>DD</sub> = 13 V, I <sub>D</sub> = 26 A	Q1 Q2	- -	2.3 7.8	- -	nC
$Q_{gd}$	Gate to Drain "Miller" Charge		Q1 Q2	- -	2.0 6.4	- -	nC
DRAIN-S	OURCE CHARACTERISTICS						
$V_{SD}$	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 13 A (Note 2) V <sub>GS</sub> = 0 V, I <sub>S</sub> = 26 A (Note 2)	Q1 Q2	- -	0.8 0.8	1.2 1.2	V
t <sub>rr</sub>	Reverse Recovery Time	Q1: I <sub>F</sub> = 13 A, di/dt = 100 A/μs	Q1 Q2	- -	20 27	35 43	ns
Q <sub>rr</sub>	Reverse Recovery Charge	Q2: I <sub>F</sub> = 26 A, di/dt = 300 A/μs	Q1 Q2	- -	6 27	12 43	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


1. R<sub>6.IA</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>6.IC</sub> is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a. 77°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 63°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



c. 151°C/W when mounted on a minimum pad of 2 oz copper



d. 135°C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.
- Q1: E<sub>AS</sub> of 50 mJ is based on starting T<sub>J</sub> = 25°C; N−ch: L = 3 mH, I<sub>AS</sub> = 5.8 A, V<sub>DD</sub> = 25 V, V<sub>GS</sub> = 10 V. 100% test at L= 0.1 mH, I<sub>AS</sub> = 14.5 A. Q2: E<sub>AS</sub> of 181 mJ is based on starting T<sub>J</sub> = 25°C; N−ch: L = 3 mH, I<sub>AS</sub> = 11 A, V<sub>DD</sub> = 25 V, V<sub>GS</sub> = 10 V. 100% test at L= 0.1 mH, I<sub>AS</sub> = 32.9 A.
   Pulsed Id limited by junction temperature, td ≤ 10 μs. Please refer to SOA curve for more details.

#### TYPICAL CHARACTERISTICS (Q1 N-CHANNEL) (T, = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Normalized On–Resistance vs.
Drain Current and Gate Voltage




Figure 3. Normalized On–Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs.
Source Current



#### TYPICAL CHARACTERISTICS (Q1 N-CHANNEL) ( $T_J = 25^{\circ}$ C unless otherwise noted) (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs.

Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation



#### TYPICAL CHARACTERISTICS (Q1 N-CHANNEL) (T<sub>J</sub> = 25°C unless otherwise noted) (continued)




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

#### TYPICAL CHARACTERISTICS (Q2 N-CHANNEL) (T, = 25°C unless otherwise noted)




Figure 14. On-Region Characteristics




Figure 15. Normalized On–Resistance vs.

Drain Current and Gate Voltage




Figure 16. Normalized On–Resistance vs. Junction Temperature




Figure 17. On-Resistance vs. Gate to Source Voltage




Figure 18. Transfer Characteristics




Figure 19. Source to Drain Diode Forward Voltage vs. Source Current



#### TYPICAL CHARACTERISTICS (Q2 N-CHANNEL) ( $T_J = 25^{\circ}$ C unless otherwise noted) (continued)




Figure 20. Gate Charge Characteristics




Figure 21. Capacitance vs. Drain to Source Voltage




Figure 22. Unclamped Inductive Switching Capability




Figure 23. Maximum Continuous Drain Current vs.

Case Temperature




Figure 24. Forward Bias Safe Operating Area




Figure 25. Single Pulse Maximum Power Dissipation

#### TYPICAL CHARACTERISTICS (Q2 N-CHANNEL) (T<sub>J</sub> = 25°C unless otherwise noted) (continued)




Figure 26. Junction-to-Ambient Transient Thermal Response Curve

#### TYPICAL CHARACTERISTICS (continued)

#### **SyncFET Schottky Body Diode Characteristics**

**onsemi**'s SyncFET process embeds a Schottky diode in parallel with POWERTRENCH MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 27 shows the reverse recovery characteristic of the FDPC8012S.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 27. FDPC8012S SyncFET Body Diode Reverse Recovery Characteristic




Figure 28. SyncFET Body Diode Reverse Leakage versus Drain-Source Voltage

#### **APPLICATION INFORMATION**

## Typical Application Diagram (Synchronous Rectifier Buck Converter)




Figure 29. Power Clip in Buck Converter Topology

As shown in Figure 29 in the Power Clip package Q1 is the High Side MOSFET (Control MOSFET) and Q2 is the Low Side MOSFET (Synchronous MOSFET). Figure 30 below shows the package pin out. The blue overlay on the drawing indicates a typical PCB land pattern for the part.




Figure 30. Top View of Power Clip

Table 1 Pin Information shows the name and description of each pin.


**Table 1. PIN INFORMATION** 

	PIN	
Number	Name	Description
1	HSG	Gate signal input of Q1 Gate
2, 3, 4	SW	Switch or Phase node, Source of Q1 and Drain of Q2
5, 6, PAD 10	GND, GND(LSS) PAD	Ground, Source of Q2
7	LSG	Gate signal input of Q2 Gate
8, PAD 9	V+, V+(HSD) PAD	Input voltage of SR Buck converter, Drain of Q1

#### RECOMMENDED PCB LAYOUT GUIDELINES

As a PCB designer, it is necessary to address critical issues in layout to minimize losses and optimize the performance of the power train. Power Clip is a high power density solution and all high current flow paths, such as V+(HSD), SW and GND(LSS) should be short and wide for minimal

resistance and inductance. V+(HSD) and GND(LSS) are the primary heat flow paths for the Power Clip. A recommended layout procedure is discussed below to maximize the electrical and thermal performance of the part.






Figure 31. Top/Component (Green) View and Bottom (Red) PCB View

Following is a guideline, not a requirement which the PCB designer should consider.

Figure 31 shows an example of a well designed layout. The discussion that follows summarizes the key features of this layout.

- "The input ceramic bypass capacitor between VIN and GND should be placed as close as possible to the pins V+/V+(HSD) PAD and GND / GND(LSS) PAD to help reduce parasitic inductance and high frequency ringing. Several capacitors may be placed in parallel, and capacitors may be placed on both the top and bottom side of the board. The capacitor located immediately adjacent to the Power Clip will be the most effective at reducing HF parasitic. Caps located farther away, or on the opposite side of the board will also assist, but will be less effective due to increased trace inductance.
- "The Power Clip package design, with very short distance between pins V+ and GND, allows for a short connect distance to the input cap. This is a factor that enables the Power Clip switch loop to have very low parasitic inductance.
- "Use large copper areas on the component side to connect the V+ pin and V+ (HSD) pad, and the GND and GND(LSS) PAD.
- "The SW to inductor copper trace is a high current path. It will also be a high noise region due to switching voltage

- transients. The trace should be short and wide to enable a low resistance path and to minimize the size of the noise region. Care should be taken to minimize coupling of this trace to adjacent traces. The layout in Figure 31 shows a good example of this short, wide path.
- "The POWERTRENCH Technology MOSFETs used in the Power Clip are effective at minimizing SW node ringing. They incorporate a proprietary design1 that minimizes the peak overshoot ring voltage on the switch node (SW). They allow the part to operate well within the breakdown voltage limits. For most layouts, this eliminates the need to add an external snubber circuit. If the designer chooses to use an RC snubber, it should be placed close to the part between the SW pins and GND / GND(LSS) PAD to dampen the high frequency ringing.
- "The Driver IC should be placed relatively closed to HSG pin and LSG pin to minimize G drive trace inductance. Excessive G trace length may slow the switching speed of the HS drive. And it may lead to excessive ringing on the LS G. If the designer must place the driver a significant distance away from the Power Clip, it would be a good practice to include a 0 Ohm resistor in the LS G path as a place holder. In the final design, if the LS G exhibits excessive LF ringing, efficiency can often be improved by changing this resistor to a few Ohms to dampen the LS G LF ringing.



- "The Power Clip has very good Junction-PCB heat transfer from all power pins. It has much better heat transfer Junction-GND (LSS) than traditional dual FET packages. In most cases, board ground will be the most effective heat transfer path on the PCB. Use a large copper area between GND / GND(LSS) PAD pins and board ground. To ensure the best thermal and electrical connection to ground, we recommend using multiple vias to interconnect ground plane layers as shown in Figure 31.
- "Use multiple vias in parallel on each copper region to interconnect top, inner and bottom layers. This will reduce resistance and inductance of the vias and will improve thermal conductivity. Vias should be relatively large, around 8 mils to 10 mils.
- "Avoid using narrow thermal relief traces on the V+ / V+(HSD) PAD and GND / GND(LSS) PAD pins. These will increase HF switch loop inductance. And these will increase ringing of the HF power loop and the SW node.

#### PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Reel Size	Tape Width	Shipping <sup>†</sup>
FDPC8012S	01OD/03OD	PQFN8 3.3X3.3, 0.65P Power Clip 33	13"	10 mm	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

SyncFET is trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.







0.05 C

PIN #1


INDICATOR

#### PQFN8 3.3X3.3, 0.65P CASE 483AZ ISSUE B


**DATE 14 FEB 2022** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- DIMENSIONS DO NOT INCLUDE BURSS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- 5. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
- 6. IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.





SCALE 2:1



**TOP VIEW** 

0.05 C





LAND PATTERN
RECOMMENDATION
\*FOR ADDITIONAL INFORMATION ON OUR
PB-FREE STRATEGY AND SOLDERING
DETAILS, PLEASE DOWNLOAD THE ON
SEMICONDUCTOR SOLDERING AND
MOUNTING TECHNIQUES REFERENCE
MANUAL, SOLDERRM/D.

DIM	MIL	LIMETE	RS		
Blivi	MIN	NOM	MAX		
Α	0.70	0.75	0.80		
A1	0.00		0.05		
A3	(	0.20 REF			
b	0.27	0.32	0.37		
ם	3.20	3.30	3.40		
D2	0.69	0.79	0.89		
D3	1.45	1.55	1.65		
D4	0.16	0.26	0.36		
Ш	3.20	3.30	3.40		
E2	1.40 1.50 1.60				
E3	(	0.30 REF	=		
е	Ó	0.65 BSC	;		
e1	1.95 BSC				
e/2	0.325 BSC				
k	0.36 REF				
k1		0.40 REF			
L	0.44 0.54 0.64				
z	0.52 REF				

DOCUMENT NUMBER:	98AON13675G	Electronic versions are uncontrolled except when accessed directly from the Document Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PQFN8 3.3X3.3, 0.65P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

