



JN Semiconductor®

To k are more about Olf Semiconductor, please visit our website at www.onsemi.com

Please note. As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild guestions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees



October 1997 Revised June 2005

74VCX16374

Low Voltage 16-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs

General Description

The VCX16374 contains sixteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and output enable $(\overline{\text{OE}})$ are common to each byte and can be shorted together for full 16-bit operation.

The 74VCX16374 is designed for low voltage (1.2V to 3.6V) $\rm V_{CC}$ applications with I/O compatibility up to 3.6V.

The 74VCX16374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- \blacksquare 1.2V to 3.6V $\rm V_{CC}$ supply operation
- 3.6V tolerant inputs and outputs
- t_{PD}

3.0 ns max for 3.0V to 3 V_C

- Power-off high im, lance in, s an uts
- Supports live sertic and with awai (Note 1)
- $\blacksquare \ \, \mathsf{Static} \ \, \mathsf{Prive} \ \, (\mathsf{I}_{\mathsf{O}_{\mathsf{I}}} \ \, \, \mathsf{L})$

24 ¹\ 10

- U. pro tary ne JEMI reduction circuitry
- Latc. p pe rmance exceeds 300 mA
- ESD p ¬rmance·

Human body n.ocel > 2000V

Machine n otle! > 200V

■ Also packaged in plastic Fine-Pitch Foll Grid Array (FEGA)

in to 1. To ensure the high impedance state during power up or power given. $\overline{\text{OE}}$ should be field to V_{CC} "rough" pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver


Orde ina Coa

r Number	ackage Nu nbe
1VC 537	BG/ 54: 5'-Ball rine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
(te 2 'ote 3)	G'CY XX
74 X16374MTD	MTD48 143-Lead T. in Chr.nk Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
(N e 3)	

. vote 2: Crd ring (oue "G" indicates rays.

Note 3: Devices also available in Trupe and Pisel. Specily by appending suffix letter "X" to the ordering code

Logic Symbo



© 2005 Fairchild Semiconductor Corporation

DS500066

www.fairchildsemi.com

Connection Diagrams

Pin Assignment for TSSOP

		, ,		
OE ₁ —	1	\cup	48	- CP ₁
o ₀ —	2		47	— l₀
o ₁ —	3		46	- ۱,
GND —	4		45	— GND
o ₂ —	5		44	— I ₂
03 -	6		43	— I ₃
v _{cc} —	7		42	— v _{cc}
04 -	8		41	— I₄
o ₅ —	9		40	— I ₅
GND —	10		39	— GND
06 -	11		38	− 1 ₆
0, -	12		37	— I ₇
o ₈ —	13		36	— I ₈
o ₉ —	14		35	وا -
GND —	15		34	— GND
010	16		33	ا ا ₁₀
011	17		32	- I _{1 1}
v _{cc} —	18		31	— v _{cc}
O ₁₂ —	19		30	- I ₁₂
o ₁₃ —	20		29	- I _{1 3}
GND —	21		28	— GND
014 —	22		27	- 114
o ₁₅ —	23		26	- I ₁₅
ŌE ₂ —	24		25	— CP ₂
				l

Pin Assignment for FF



Pin Descriptions

Pin Names	Description
OE _n	Output Enable Input (Active LOW)
CP _n	Clock Pulse Input
I ₀ -I ₁₅	Inputs
O ₀ -O ₁₅	Outputs
O ₀ -O ₁₅ NC	No Connect

FBGA Pin Assignments

		1	2	3	4	5	
	Α	O ₀	NC	7	Сг		10
	В	O ₂	0		١٨C	l ₁	l ₂
	С	O ₄	O ₃	V _{CC}	Vo	l ₃	14
	D	O ₆	O ₅	ID	,vD	5	16
	E	1	کر	7 D	GND	7-	I ₈
		0	_ U	NDو	GND	l ₉	I ₁₀
N			O ₁₁	Vcc	√cc	I ₁₁	I ₁₂
٦	H	O ₁₄	O ₁₃	NC	NC	1 ₁	I ₁₄
		O ₁₅	NC	OE ₂	CF	NC	1.5

	~ ^\\\	7 .
ln _i ,u	ts	Outputs
CP ₁ OE ₁	7 ₀ −l ₇	00-07
\rangle \rangle \langle \langl	Н	Н
	L	L
T /L	X	O ₀
Х Н	Х	Z

	Inputs		Outputs
CP ₂	OE ₂	I ₈ –I ₁₅	O ₈ -O ₁₅
~	L	Н	Н
	L	L	L
L	L	Χ	O ₀
Х	Н	Χ	Z


- H = HIGH Voltage Level
- L = LOW Voltage Level
 X = Immaterial (HIGH or LOW, inputs may not float)
 Z = High Impedance
- O₀ = Previous O₀ before HIGH-to-LOW of CP


Functional Description

The 74VCX16374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each clock has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each

flip-flop will store the state of their individual I inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP_n) transition. With the Output Enable (\overline{OE}_n) LOW, the contents of the flip-flops are available at the outputs. When \overline{OE}_n is HIGH, the outputs go to the high impedance state. Operations of the \overline{OE}_n input does not affect the state of the flip-flops.

Logic Diagram





Please note that this diagr op. vided for the uncertainty of higher please note that this diagr operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 4)

Supply Voltage (V_{CC}) -0.5V to +4.6V DC Input Voltage (V_I) -0.5V to +4.6V

Output Voltage (V_O)

Outputs 3-STATED -0.5V to +4.6VOutputs Active (Note 5) -0.5V to V_{CC} +0.5V

DC Input Diode Current (I_{IK}) $V_I < 0V$

DC Output Diode Current (I_{OK})

 $V_{O} < 0V$ -50 mA +50 mA

DC Output Source/Sink Current

 (I_{OH}/I_{OL}) ±50 mA

DC V_{CC} or GND Current per

Supply Pin (I $_{CC}$ or GND) ± 100 mA Storage Temperature Range (T $_{STG}$) -65° C to $+150^{\circ}$ C

Recommended Operating Conditions (Note 6)

Power Supply

-50 mA

Operating 1.2V to 3.6V Input Voltage -0.3V to +3.6V

Output Voltage (V_O)

Output in Active States 0V to V_{CC} Output in "OFF" State 0.0V to 3.6V

Output Current in I_{OH}/I_{OL}

 $V_{CC} = 3.0V \text{ to } 3.6V$ 24 mA

 V_{CC} = 2.3V to 2.7V V_{CC} = 1.65V to 2.3V V_{CC} mA

 $V_{CC} = 1.4V$ to 1.6V ± 2 m/.

 $V_{CC} = 1.2V \\ \text{Free Air Opera' 'g Temp} \quad \text{ture} \\ \begin{array}{c} \pm 100 \; \mu \lambda \\ -40 ^{\circ} \text{C tc.} \; \pm 55 ^{\circ} \text{C} \end{array}$

Minimum ' but ⊾ e Rate ('∆V)

 $V_{N} = 0.8 \quad 72.0 \quad V_{CC} = .0V$ 10 ns/V

Note 5: IO Absolute Naximum Rating must be observed.

DC Electrical Char ris cs

Sy	mbol	Para 'er	Conditions	V _{CC}	Min	Max	Units
V_{IH}		HIGH evel Input Volta		2.7 - 3.6	2.0		
				2.3 - 2.7	1.6		
			24 11 20	1.65 - 2.3	0.65 x V _{CC}		V
			1 OB C	1.4 - 1.6	0.65 x V _{CC}		
.			90, 716	1.2	0.65 x V _{CC}		
		Level Input Voltage		2.7 - 3.6		0.8	
		G		2.3 - 2.7		0.7	
•		12 2		1.65 - 2.3		0.35 x V _{CC}	V
			\ \tag{4}	1.4 - 1.6		0.35 x V _{CC}	
13		V V C		1.2		0.05 x V _{CC}	
Voi	10	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7 - 3.6	V _{CC} - 0.2		
17			I _{OH} = -12 mA	2.7	2.2		
			$I_{OH} = -18 \text{ mA}$	3.0	2.4		
			$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		2	$I_{OH} = -100 \mu A$	2.3 - 2.7	V _{CC} - 0.2		
			$I_{OH} = -6 \text{ mA}$	2.3	2.0		
			I _{OH} = -12 mA	2.3	1.8		V
			I _{OH} = -18 mA	2.3	1.7		
			$I_{OH} = -100 \mu A$	1.65 - 2.3	V _{CC} - 0.2		
			$I_{OH} = -6 \text{ mA}$	1.65	1.25		
			$I_{OH} = -100 \mu A$	1.4 - 1.6	V _{CC} - 0.2		
			$I_{OH} = -2 \text{ mA}$	1.4	1.05		
			$I_{OH} = -100 \mu A$	1.2	V _{CC} - 0.2		

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC}	Min	Max	Units
Symbol	Farameter	Conditions	(V)	IVIIII	IVIAA	Ullits
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.7 - 3.6		0.2	
		I _{OL} = 12 mA	2.7		0.4	
		I _{OL} = 18 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
		$I_{OL} = 100 \mu A$	2.3 - 2.7		0.2	
		I _{OL} = 12 mA	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	
		$I_{OL} = 100 \mu A$	1.65 - 2.3		_	
		$I_{OL} = 6 \text{ mA}$	1.65		0.3	
		I _{OL} = 100 μA	1.4 - 1.6		\2	
		I _{OL} = 2 mA	1.4		0.35	
		$I_{OL} = 100 \mu A$	1.2		0/	<i>. . . .</i>
I	Input Leakage Current	$0 \le V_I \le 3.6V$	1. 3.6		_5.0	1.4
I _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	1,2-		±10	μА
		$V_I = V_{IH}$ or V_{IL}	12.5			L
I _{OFF}	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$			10:0	μА
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	3	7.0	20	μА
		$V_{CC} \le (V_I, V_C)$ $\supset V$ (Note	1.2 - 3.6		±2°	μΛ
Δl _{CC}	Increase in I _{CC} per Input	V _{IH} = V _{CC} .oV	2.7 - 3.3		C/50	цA

Note 7: Outputs disabled or 3-STATE only.

AC Electrical Characterist.

Symbol	Parameter	Conditions	Vcc		0°C to +{ 5°C	Units	Figure
			(V)	Min	Max		Numbe
f _{MAX}	Maximum Clock - Squer.	C _L 0 pF, R _L = 500.2	3.3 ± 0.3 2.5 ± 0.2 1.8 ± 0.15	250		ns	Figure 1, 2
	20,	$C_L = 15 \text{ pF } R_L = 2k\Omega$	1.5 ± 0.10 1.2	80 40		110	Figure 7, 8
t _{Pi}	Delay CP to Cn	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.0		
t _{PLH}	. 10		2.5 ± 0.2	1.0	3.9		Figure 1, 2
7. 4	O No	70 711	1.8 ± 0.15	1.5	7.8	ns	1, 2
7 7	19, C	$C_L = 15 \text{ pF} \cdot \overline{C} = P_K \Omega$	1.5 ± 0.1	1.0	15.6		Figure
,	() \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		1.2	1.5	39		7, 8
_ د	Output Friable Time	$C = 20 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.5		Figures
PZH	O' > V > 0		2.5 ± 0.2	1.0	4.6		
		.1	1.8 ± 0.15	1.5	9.2	ns	., -,
	, 257	$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	18.4		Figure
			1.2	1.5	46		7, 9, 10
PLZ,	Output Discbir Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.5		F:
PHZ			2.5 ± 0.2	1.0	3.8		Figure 1, 3,
	•		1.8 ± 0.15	1.5	6.8	ns	, -,
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	13.6		Figure
			1.2	1.5	34		7, 9, 1
S	Setup Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.5			Fierra.
			2.5 ± 0.2	1.5		ns	Figure 1, 6
			1.8 ± 0.15	2.5			1,0
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	3.0			Figure
			1.2	6			6, 7

www.fairchildsemi.com

AC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC}	T _A = -40°	C to +85°C	to +85°C Units	
Syllibol		Conditions	(V)	Min	Max	Units	Number
t _H	Hold Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 1.0	1.0			į.
			2.5 ± 0.2	1.0		7	Figures 1, 6
			1.8 ± 0.15	1.0		ns	., 0
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	2.0			Figures
			1.2	6			6, 7
t _W	Pulse Width	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.5			
			2.5 ± 0.2	1.5			Figures 1, 4
			1.8 ± 0.15	4.0		ns	., .
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	4.0			igures
			1.2	8			4, 7
toshl	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3				
toslh	(Note 9)		2.5 ± 0.2		7.5		$\langle \rangle$
			1.8 ± 0.			, iS	10
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1 0.1		1.5		
					12	13.	

Note 8: For C_L = 50_PF, add approximately 300 ps to the AC maximum specification.

Note 9: Skew is defined as the absolute value of the difference between the accompany two soparate outputs of the same direction, either one of the same direction of the same direction.

Dynamic Switching Characteristic

Symbol	Parameter Conticots	cc (V)	7 ₄ = + ?5 C	Units
V _{OLP}	Quiet Output Dynami Sak O _L = 30 pF. V _{II} = V \sigma_r, V _{IL} = 0'	1.8	0.25 0.6	V
	Whit is it	3.3	0.8	V
V _{OLV}	Quietput _Jynami. ''ev \' \	1.8	-0.25	
		2.5	-0.6	V
	0 1 1 50°	3.3	-0.8	
Vol	Ouiet Ocnic Vallsy V_{Oh} C_= 30 pF, $V_{IH} = V_{CC}$, $V_{IL} = 0V$	1.8	1.5	
		2.5	1.9	V
		3.3	2.2	

C nacitance

4	Symbol	Paramete:	Conditions	$T_A = +25$ °C	Units
Julyon			os.iai.ioiio	Typical	J Cinto
	C _{IN}	Input Car aci price	$V_{CC} = 1.8V$, 2.5V or 3.3V, $V_I = 0V$ or V_{CC}	6	pF
		Output Capacitarse	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
V	C _{PD}	Power Dissination Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$	20	pF
			V _{CC} = 1.8V, 2.5V or 3.3V	20	Ρí

AC Loading and Waveforms (V $_{CC}$ 3.3V \pm 0.3V to 1.8V \pm 0.15V) O- OPEN t_{PLH}, t_{PHL} 500Ω TEST C - GND t_{PZH} , t_{PHZ} SIGNAL C t_{PZL}, t_{PLZ} 500Ω TEST SWITCH Open t_{PLH}, t_{PHL} 6V at V_{CC} = 3.3V \pm 0.3V; V_{CC} x 2V at V_{CC} = 2.5V \pm 0.2V; 1.8V \pm 0.15 t_{PZL}, t_{PLZ} GND t_{PZH}, t_{PHZ} FIGURE 1. AC Test Circuit





FIGURE 2. Waveform for Inverting Non-Inverting Functions



FIGURE 3. 3-STATE Curput ...gh Ena .!e and Disable Times in Low Voltage Logic



URE 4. 3-5 TATE Output Low Frable and Disable Times for Low Voltage Logic




FIGURE 5. Propagation Delay, Pulse Width and $$t_{\rm rec}$$ Waveforms





FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

Symbol	V _{CC}		
	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V
V_{mi}	1.5V	V _{CC} /2	V _{CC} /2
V _{mo}	1.5V	V _{CC} /2	V _{CC} /2
V _X	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V
V_{Y}	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V

7

AC Loading and Waveforms (V $_{CC}$ 0.15V \pm 0.1V to 1.2V)



TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	V_{CC} x 2V at $V_{CC} = 1.5V \pm 0.1$
t _{PZH} , t _{PHZ}	GND

FIGURE 7. AC Test Circuit



FIGURE 8. form Invertige and Non-inverting Franctions



. J. 3-STATE Output Hig , 5, able and Disaxle Times for Low Voltage Logic




FIGURE 10. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V _{CC}	
Cymbol	1.5V ± 0.1V	
V _{mi}	V _{CC} /2	
V _{mo}	V _{CC} /2	
V _X	V _{OL} + 0.1V	
V _Y	V _{OH} – 0.1V	

Physical Dimensions inches (millimeters) unless otherwise noted ○ 0.10 B В 5.5 8.0 Α 0.4 0.10 A -(0.75) 000000 ABCDEFGHJ PIN ONE 8 Top 54X 0.5^{+0.05} View 0.15M C A B 0.08M) L // 0.15 C 1.4MAX — NOTE ACKAG CONFORMS TO JEDEC MO 205 L NS' S IN MILLINETERS D PALLERN RECOMMENDATION Solder Mask Defined) A DIA PADS WITH A SOLDER MASK OPENING OF 45MM CONCENTRIC TO PADS VING CONFORMS TO ASME 114.5M-1934 D. DF BCA54ArevD SA-Balı Fine-Pi کا Salı Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.50±0.10 0.40 TYP -B-8.10 4.05 O.2 C B A ALL LEAD TIPS PIN #1 IDENT. O.1 C ALL LEAD TIPS 0.17 0.50 **⊕** 0. · BOTI DI ARE IN MIL GAGE PLANE 0.25 JEDEC RESISTRA. ON E 4/5%. DIMENSIONS ARE IN VILLI LETERS. SEATING PLANE DIMENSIONS OR EXCLUSIVE OF BUORS, MOLD FLASH AND TIE TAR CYTHOUGHNS. D. DIMENSION AND TOLERANCES PER ANSI Y14.5M, 198 DETAIL A MUD4RREVO

4(-L/acl 7nin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Body Width Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and severally, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify an

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

www.onsemi.com