

Datasheet

Nitrogen93 SMARC

Version 0.1

PRELIMINARY

REVISION HISTORY

Version	Date	Notes	Contributors	Approver
0.1	5 July 2023	Preliminary Release	Gary Bisson	Dan Kephart

PRELIMINARY

CONTENTS

1	Scope	4
2	Introduction.....	4
3	Nitrogen93 SMARC Features Summary.....	4
4	Block Diagram	7
5	DC Power Tree.....	7
5.1	Power Modes Diagram.....	8
6	Boot mode	9
7	Electrical Characteristic and Power Consumption	10
7.1	Absolute Maximum Ratings.....	10
7.2	Recommended Operating Conditions	10
7.3	DC current consumption.....	11
8	Module pin out and Pinmux table	11
9	Mechanical and PCB footprint specification	28
10	Storage instructions.....	28
11	Regulatory	29
12	Certified Antennas	29
13	Ordering Information.....	30
14	Additional Assistance	31

1 SCOPE

This document describes key hardware aspects of Boundary Device's Nitrogen93 SMARC system-on-module which is based on the i.MX 93 processor family and the Sona NX611 Wi-Fi/BT combo radio. Data in this document is drawn from several sources and includes information found in the documentation for NXP's i.MX 93 and our Sona NX611.

Note: Information in this document is subject to change. Contact us for the most updated version of this document.

2 INTRODUCTION

The Nitrogen93 SMARC is an integrated platform solution with the NXP I.MX 93 processor that integrates a dual Arm® Cortex®-A55 cluster operating up to 1.7 GHz, a 250 MHz Arm Cortex-M33 and pre-certified dual-band 802.11 a/b/g/n/ac/ax WLAN plus dual-mode Bluetooth® 5.3 Low Energy module.

The Arm® Cortex®-A55 cores bring best-in-class performance and energy efficiency to Linux-based edge applications and the Arm Cortex-M33 processor can perform time-critical real-time compute and control.

The processor also embeds the Arm® Ethos™-U65 microNPU, a dedicated neural processing unit (NPU) which delivers a combination of performance and efficiency with an optimized footprint that enables developers to create high-performance, cost-effective and energy-efficient ML applications. Also, the built-in Arm Cortex M33 in conjunction with the NPU can be used for low-power wake-word detection.

Additionally, it offers the latest high-speed interfaces for connectivity and fast data transfer with 2x USB 2.0, 3x SD/SDIO 3.01, 2x Gbit Ethernet with EEE, AVB, IEEE 1588, in addition to 2x CAN-FD interfaces. The memory interfaces supported are 16-bit LPDDR4X and eMMC 5.1.

The module also includes a 2-lane MIPI-CSI camera interface capable of supporting 1080p60 resolution as well as a 4-lane MIPI-DSI output capable of supporting 1080p60 resolution or a 4-lane LVDS one supporting 720p60 for multimedia applications.

The i.MX 93 family implements security via NXP's EdgeLock® secure enclave, a preconfigured, self-managed and autonomous security subsystem. EdgeLock eases the complexity of implementing robust, device-wide security intelligence for IoT applications through autonomous management of critical security functions, such as root of trust, run-time attestation, trust provisioning, secure boot, key management and cryptographic services while also simplifying the path to industry-standard security certifications.

The Nitrogen93 SMARC includes the Sona NX611 which is pre-calibrated and integrates the complete transmit/receive RF paths including diplexer, switches, reference crystal oscillator and power management units (PMU). Two RF connectors (MHF4) on the module provide the most flexibility for antenna selection, installation and performance. Several high-performance antennas are certified with the Sona NX611 onboard the Nitrogen93 SMARC. A detailed antenna list is shown in the [Certified Antennas](#) section.

The Nitrogen93 SMARC has several product SKUs providing different eMMC and LPDDR4 memory configurations, see Ordering Information section.

3 NITROGEN93 SMARC FEATURES SUMMARY

The Nitrogen93 SMARC module complies with the [SMARC v2.1 specification from SGET](#).

Key features of Nitrogen93 SMARC are described in [Table 1](#).

Table 1: Key Features of Nitrogen93 SMARC

Feature	Description
CPU	<p>Dual Cortex®-A55 processors operation up to 1.8 GHz</p> <ul style="list-style-type: none"> ▪ 32 KB L1 Instruction Cache ▪ 32 KB L1 Data Cache ▪ 64 KB per-core L2 cache ▪ 256 KB cluster L3 cache
Memory interface	<p>Cortex®-M33 core platform operating up to 250 MHz</p> <ul style="list-style-type: none"> ▪ 16 KB System Cache ▪ 16 KB Code Cache ▪ 256 KB tightly coupled memory (TCM) <ul style="list-style-type: none"> ▪ On module: 16-bits LPDDR4 with inline ECC (size, please refer to Ordering Information) ▪ On module: 8-bits eMMC 5.1 with HS400 speed (size, please refer Ordering Information) ▪ On carrier: 1 SDXC (4-bit, with extended capacity)
Graphics Engine	<p>Pixel Pipeline (PxP)</p> <ul style="list-style-type: none"> ▪ BitBlit ▪ Flexible image composition options—alpha, chroma key ▪ Porter-Duff operation ▪ Image rotation (90°, 180°, 270°) ▪ Image resize ▪ Color space conversion ▪ Multiple pixel format support (RGB, YUV444, YUV422, YUV420, YUV400) ▪ Standard 2D-DMA operation
Neutral Processing Unit (NPU)	<p>Arm® Ethos™-U65 microNPU</p> <ul style="list-style-type: none"> ▪ NPU targets 8-bit and 16-bit integer RNN ▪ Handles 8-bit weights
LCDIF Display Controller	<p>The LCDIF can drive any of two displays:</p> <ul style="list-style-type: none"> ▪ MIPI DSI: up to 1920x1200p60 ▪ LVDS Tx: up to 1366x768p60 or 1280x800p60
Image Sensor Interface (ISI)	<ul style="list-style-type: none"> ▪ Standard pixel formats commonly used in many camera input protocols ▪ Programmable resolutions up to 2K ▪ Image processing for: <ul style="list-style-type: none"> – Supports one source of up to 2K horizontal resolution – Supports pixel rate up to 200 Mpixel/s ▪ Image down scaling via decimation and bi-phase filtering ▪ Color space conversion ▪ Interlaced to progressive conversions
Camera Interface	<p>One 2-lane MIPI CSI-2 camera input:</p> <ul style="list-style-type: none"> ▪ MIPI DSI: up to 1920x1200p60 ▪ Complaint with MIPI CSI-2 specification v1.3 and MIPI D-PHY specification v1.2 ▪ Support up to 2 Rx data lanes (plus 1 Rx clock lane) ▪ Support 80 Mbps – 1.5 Gbps per lane data rate in high speed operation ▪ Support 10 Mbps data rate in low power operation
Audio	<ul style="list-style-type: none"> ▪ One SAI interface (I2S)
Connectivity	<ul style="list-style-type: none"> ▪ One USB 2.0 OTG interface ▪ One USB 2.0 Host interface ▪ One Ultra Secure Digital Host Controller (uSDHC) interface ▪ Two Gigabit Ethernet controllers (both capable of simultaneous operation) ▪ Two Controller Area Network (FlexCAN) modules, each supporting flexible data-rate

Feature	Description
	<ul style="list-style-type: none">▪ Four Universal Asynchronous Receiver/Transmitter (UART) modules▪ Five I2C modules▪ Two SPI modules
Security	<ul style="list-style-type: none">▪ Trusted Resource Domain Controller (TRDC)▪ Arm® TrustZone® (TZ) architecture▪ On-chip RAM (OCRAM) secure region protection using OCRAM controller▪ EdgeLock® secure enclave▪ Advanced High Assurance Boot (AHAB)
Debug Interface	<ul style="list-style-type: none">▪ JTAG Controller▪ Two Debug UART ports for Dual Cortex®-A55 processors and Cortex®-M33.
RF output	RF output with MHF4 connector provides flexible external antenna selection for optimized performance for both Wi-Fi and BT

PRELIMINARY

4 BLOCK DIAGRAM

The figure below shows the block diagram of the Nitrogen93 SMARC which contains the NXP i.MX 93 processor, PMIC (PCA9451A) and the Sona NX611 Wi-Fi/BT combo.




Figure 1: Nitrogen93 SMARC block diagram

Detailed connections between the NX611 and the i.MX 93 are detailed in [Table 2](#) below.

Table 2: Sona NX611 to i.MX 93 Connections

	NX611	i.MX 93
SDIO	SDIO_CLK/CMD/DATA[0:3]	SD3_CLK/SD3_CMD/SD3_DATA0-3
UART	UART_RX/UART_TX/UART_CTS/UART_RTS	UART5 (DAP_TCLK/TMS/TDI/TDO)
CLK	SUSCLK	GPIO_IO24 (TMP3_CH3)
BT_EN	W_DISABLE2#	P0_4 (from U13 GPIO expander)
BT_IRQ	UART_WAKE#	P0_6 (from U13 GPIO expander)
WL_EN	W_DISABLE1#	P0_2 (from U13 GPIO expander)
WL_IRQ	SDIO_WAKE#	P0_3 (from U13 GPIO expander)

5 DC POWER TREE

The Nitrogen93 SMARC requires a primary 5V power supply (VSYS) input. This supply is the main power domain to the on-module NXP PCA9451A power management IC (PMIC), which generates all required supply voltages for the module components.

5.1 Power Modes Diagram

NXP PCA9451A has eight power modes: OFF, READY, SNVS, RUN, STANDBY, PWRDN, PWRUP and FAULT_SD. Below figure shows the state transition diagram showing the conditions to enter and exit each state.




Figure 2: State transition diagram for PMIC

- **OFF mode:**
PMIC will enter OFF mode from any state when the main power source VSYS_5V falls below V_{sys_POR} threshold (2.2 to 2.6V; typ.=2.4V). All regulators are OFF and all registers are reset in this mode.
- **READY Mode:**
PMIC enters READY mode when VSYSY_5V is higher than V_{sys_POR} . The internal LDO VINT is enabled and loads the MTP data to registers. Once the MTP data loading is complete, the state machine is ready to transition to SNVS mode.
- **SNVS Mode:**
PMIC will enter SNVS (Secure Non-Volatile Storage mode) when VSYS_5V exceeds the V_{sys_UVLO} threshold. LDO1 is powered up and the 32.778KHz buffer starts running. RTC_RESET_B is pulled high after both LDO1 and LDO2 voltage come up.

Note: PMIC_ON_REQ input is masked until RTC_RESET_B is released. PMIC will start power up sequence if PMIC_ON_REQ is asserted high in this mode.

- **PWRUP Mode:**
After RTC_RESET_B is released in SNVS mode, the PMIC starts power up with a pre-defined sequence with PMIC_ON_REQ asserted high.
During PWRUP mode, PMIC_STBY_REQ signal is masked until POR_B is released. The PWRUP mode ends up releasing POR_B and the PMIC is transitioned to RUN mode.
- **PWRDN Mode:**
When PMIC_ON_REQ is low in RUN or STANDBY mode, PMIC enters PWRDN mode, where it starts with pulling down POR_B, and then by turning off each power rail before transitioning to SNVS mode.
- **RUN Mode:**
PMIC operates in RUN mode when PMIC_ON_REQ is driven high and PMIC_STBY_REQ is driven low. When PMIC_STBY_REQ is asserted high in this mode, it is transitioned to STANDBY mode. PMIC_ON_REQ is asserted low, it moves to PWRDN mode.

▪ **STANDBY Mode:**

PMIC is transitioned to STANDBY mode from RUN mode when both PMIC_ON_REQ and PMIC_STBY_REQ are driven low. If PMIC_ON_REQ is asserted low, then it is transitioned to PWRDN mode. If PMIC_STBY_REQ is driven low, it is transitioned to RUN mode.

Power Mode	VSYS_5V	PMIC_ON_REQ	PMIC_STBY_REQ
OFF	VSYS_5V<VSYS_POR	X	X
READY	VSYS_5V>VSYS_POR	X	X
SNVS	VSYS_5V>Vsyst_UVLO	LOW	X
STANDBY	VSYS_5V>Vsyst_UVLO	HIGH	HIGH
RUN	VSYS_5V>Vsyst_UVLO	HIGH	LOW

▪ **FAULT_SD Mode:**

PCA9451A has three kinds of Fault sources.

- **Thermal shutdown:** Transition to SNVS mode or READY mode after Fault_SD mode. When junction temperature reaches 150°C, it enters FAULT_SD mode after 120 μ s where regulators are tuned off simultaneously. It stays at FAULT_SD mode until the junction temperature fall below 150°C, then move to READY state if any of LDO1 and LDO2 is fault is triggered. And it will move to SNVS mode if either LDO1 or LDO2 fault is triggered.
- **Voltage regulator fault during power up:** Transition to READY mode after FAULT_SD mode. Any POK of voltage regulator doesn't come up within 10ms after regulator is enabled during power up sequence, it stops power-up sequence and then moves into FAULT_SD mode where all regulators are turned off.
- **Voltage regulator fault in STBY and RUN MODE:** Move to FAULT_SD mode in 100ms after fault is detected. Transition to SNVS mode or READY mode after FAULT_SD mode.

6 BOOT MODE

The Nitrogen93 SMARC module contains a switch (**SW1**) connected to BOOT_MODE0 thus allowing to switch from internal fuses boot (eMMC by default) to USB serial downloader.

The other boot mode signals (BOOT_MODE[1-3]) are not exposed to the carrier as used for different functions (UART/I2S). But a BOM change can select a custom boot mode (see resistors R128 to R135).

This allows more combinations as shown in [Table 3](#).

Table 3: Boot mode combinations

BOOT_MODE [3:0]	BOOT CORE	BOOT MODE
0000	Cortex-A55	Boot from Internal Fuses
0001	Cortex-A55	Serial Download (USB1)
0010	Cortex-A55	USDHC1 8-bit eMMC 5.1 (default)
0011	Cortex-A55	USDHC2 4-bit SD 3.0
0100	Cortex-A55	FlexSPI Serial NOR
0101	Cortex-A55	FlexSPI Serial NAND 2K
0110	Cortex-A55	Infinite Loop Mode
0111	Cortex-A55	Test Mode
1000	Cortex-M33	LPB: Boot From Internal Fuses
1001	Cortex-M33	LPB: Serial Downloader (USB1)
1010	Cortex-M33	LPB: USDHC1 8-bit 1.8V eMMC 5.1
1011	Cortex-M33	LPB: USDHC2 4-bit SD 3.0
1100	Cortex-M33	LPB: FlexSPI Serial NOR
1101	Cortex-M33	LPB: FlexSPI Serial NAND 2K
1110	Cortex-M33	Infinite Loop Mode
1111	Cortex-M33	Test Mode

7 ELECTRICAL CHARACTERISTIC AND POWER CONSUMPTION

7.1 Absolute Maximum Ratings

Table 4 summarizes the absolute maximum ratings and Table 5 lists the recommended operating conditions for the Nitrogen93 SMARC product series. Absolute maximum ratings are those values beyond which damage to the device can occur. Functional operation under these conditions, or at any other condition beyond those indicated in the operational sections of this document, is not recommended.

Note: Maximum rating for signals follows the supply domain of the signals.

Table 4: Absolute maximum ratings

Symbol (Domain)	Parameter	Min.	Max	Unit
VSYS_5V	Input voltage for the SOM	-0.5	+6.0	V
I/O Input/output voltage range	Any I/O pin referred to VDD_1V8; VDDA_1V8; WI-FI_1V8; NVCC_SNVS_1V8	-0.3	+2.1	V
I/O Input/output voltage range	Any I/O pin referred to VDD_3V3; VSD_3V3; NVCC_SD2	-0.3	+3.6	V
T _{STORAGE}	Storage Temperature Range	-40	+125	°C
ANT0; ANT1	Maximum RF input (reference to 50-Ω input)	NA	+10	dBm
ESD	Electrostatic discharge tolerance	-2000	+2000	V

7.2 Recommended Operating Conditions

Table 5: Recommended Operating Conditions

Symbol (Domain)	Parameter	Min	Typ	Max	Unit
VSYS_5V	Input voltage for the SOM	3.3	5.0	5.5	V
I/O Input/output voltage range	Any I/O pin referred to VDD_1V8; VDDA_1V8; WI-FI_1V8; NVCC_SNVS_1V8	1.71	1.8	1.89	V
I/O Input/output voltage range	Any I/O pin referred to VDD_3V3; VSD_3V3; NVCC_SD2	3.0	3.3	3.6	V
T-ambient	Operating Ambient temperature	-40	25	85	°C

Note: The operating ambient temperature ratings are highly dependent on the design-case, such as the enclosure design, system design, processor activity, GPU/VPU activity, and peripherals used.

Running over 70° C ambient temperature typically requires the implementation of thermal management strategies such as passive (heatsink/spreader). Please contact Boundary Devices if you need information and guidance for thermal management.

7.3 DC current consumption

Several power saving modes are available and are listed in [Table 6](#).

Note: These figures are estimates and subject to change.

Table 6: Typical current consumption

Mode	Description	Current (Avg)
Power Saving mode	CPU is on, Stay on Wi-Fi connection only.	431mA
RAM suspend mode	CPU is on, memory and wireless connection are off.	7.7mA
Linux graceful power down mode	All circuits are off. Only the NVCC_SNVS_1V8 PMU is alive and ONOFF pin is accessible to allow turn on of the SOM.	154µA

8 MODULE PIN OUT AND PINMUX TABLE

[Table 7](#) lists the pin multiplexing (PIN-MUX) of the Nitrogen93 SMARC.

PO = Power Output, PI = Power Input, DI = Digital Input, DO = Digital Output, DIO = Bi-directional Digital Port, GND = Ground

NXP process has configurable internal Pull-up (PU) and pull-down (PD) resistor whose values are listed below. During a reset condition, the PU and PD state are pre-defined and cannot be changed.

Table 7: Resistor characteristics

Parameter	Conditions	Min	Typ	Max	Unit
Pull-up (PU) resistor	VDD=1.65 to 1.95V	12	22	49	kΩ
Pull-down (PD) resistor	Temp=0 to 95°C	13	23	48	kΩ
Pull-up (PU) resistor	VDD=3.0 to 3.6V	18	37	72	kΩ
Pull-down (PD) resistor	Temp=0 to 95°C	24	43	87	kΩ

Pin configuration for the i.MX is achieved using a suite of evaluation and configuration tools that assists users from initial evaluation to production software development. Users can download the tool from the NXP website:
https://www.nxp.com/design/designs/config-tools-for-i-mx-applications-processors:CONFIG-TOOLS-IMX?tab=Design_Tools_Tab

Table 8: Pinout table for Nitrogen93 SMARC edge connector (J2)

SMARCPin #	SMARC Pin Name	CPU PIN / Multiplexing (red = default muxing)	I/O	I/O Level	Comments
P1	SMB_ALERT#	P2_7	DI	1.8 to 5 V	From GPIO expander (U13)
P2	GND	NA	-	NA	
P3	CSI1_CK+	NA	-	NA	
P4	CSI1_CK-	NA	-	NA	
P5	GBE1_SDP	NA	-	NA	
P6	GBE0_SDP	NA	-	NA	
P7	CSI1_RX0+	NA	-	NA	
P8	CSI1_RX0-	NA	-	NA	
P9	GND	NA	-	NA	
P10	CSI1_RX1+	NA	-	NA	

SMARCPin #	SMARC Pin Name	CPU PIN / Multiplexing (red = default muxing)	I/O	I/O Level	Comments
P11	CSI1_RX1-	NA	-	NA	
P12	GND	NA	-	NA	
P13	CSI1_RX2+	NA	-	NA	
P14	CSI1_RX2-	NA	-	NA	
P15	GND	NA	-	NA	
P16	CSI1_RX3+	NA	-	NA	
P17	CSI1_RX3-	NA	-	NA	
P18	GND	NA	-	NA	
P19	GBE0_MDI3-	TXRXM_D	DI/O	1.8V	From KSZ9031 (U6)
P20	GBE0_MDI3+	TXRXP_D	DI/O	1.8V	From KSZ9031 (U6)
P21	GBE0_LINK100#	LED1	DO	3.3V	From KSZ9031 (U6)
P22	GBE0_LINK1000#	LED2	DO	3.3V	From KSZ9031 (U6)
P23	GBE0_MDI2-	TXRXM_C	DI/O	1.8V	From KSZ9031 (U6)
P24	GBE0_MDI2+	TXRXP_C	DI/O	1.8V	From KSZ9031 (U6)
P25	GBE0_LINK_ACT#	LED1	DO	3.3V	From KSZ9031 (U6)
P26	GBE0_MDI1-	TXRXM_B	DI/O	1.8V	From KSZ9031 (U6)
P27	GBE0_MDI1+	TXRXP_B	DI/O	1.8V	From KSZ9031 (U6)
P28	GBE0_CTREF	TP9	-	NA	Test point
P29	GBE0_MDI0-	TXRXM_A	DI/O	1.8V	From KSZ9031 (U6)
P30	GBE0_MDI0+	TXRXP_A	DI/O	1.8V	From KSZ9031 (U6)
P31	SPI0_CS1#	GPIO: GPIO2_IO07 SPI: LPSP13_PCS1 CAM: MEDIAMIX_CAM_DATA01 CAM: MEDIAMIX_DISP_DATA03 SPI: LPSP17_SCK UART: LPUART6_RTS_B I2C: LPI2C7_SCL FLEXIO: FLEXIO1_FLEXIO07	DO	1.8V	
P32	GND	NA	-	NA	
P33	SDIO_WP	P1_4	DI	1.8 or 3.3V	From GPIO expander (U13)
P34	SDIO_CMD	USDHC: USDHC2_CMD ENET: ENET1_1588_EVENT0_IN I3C: I3C2_PUR I3C: I3C2_PUR_B FLEXIO: FLEXIO1_FLEXIO02 GPIO: GPIO3_IO02 CCM: CCMSRCGPCMIX_OBSERVE1	DI/O	1.8 or 3.3V	

SMARCPin #	SMARC Pin Name	CPU PIN / Multiplexing (red = default muxing)	I/O	I/O Level	Comments
P35	SDIO_CD#	USDHC: USDHC2_CD_B ENET: ENET_QOS_1588_EVENT0_IN I3C: I3C2_SCL FLEXIO: FLEXIO1_FLEXIO00 GPIO: GPIO3_IO00	DI	1.8 or 3.3V	
P36	SDIO_CK	USDHC: USDHC2_CLK ENET: ENET_QOS_1588_EVENT0_OUT I3C: I3C2_SDA FLEXIO: FLEXIO1_FLEXIO01 GPIO: GPIO3_IO01 CCM: CCMSRCGPMIX_OBSERVE0	DO	1.8 or 3.3V	
P37	SDIO_PWR_EN	USDHC: USDHC2_RESET_B TIMER: LPTMR2_ALT2 FLEXIO: FLEXIO1_FLEXIO07 GPIO: GPIO3_IO07 CCM: CCMSRCGPMIX_SYSTEM_RESET	DO	3.3V	
P38	GND	NA	-	NA	
P39	SDIO_D0	USDHC: USDHC2_DATA0 ENET: ENET1_1588_EVENT0_OUT CAN: CAN2_TX FLEXIO: FLEXIO1_FLEXIO03 GPIO: GPIO3_IO03 CCM: CCMSRCGPMIX_OBSERVE2	DI/O	1.8 or 3.3V	
P40	SDIO_D1	USDHC: USDHC2_DATA1 ENET: ENET1_1588_EVENT1_IN CAN: CAN2_RX FLEXIO: FLEXIO1_FLEXIO04 GPIO: GPIO3_IO04 CCM: CCMSRCGPMIX_WAIT	DI/O	1.8 or 3.3V	
P41	SDIO_D2	USDHC: USDHC2_DATA2 ENET: ENET1_1588_EVENT1_OUT SAI: MQS2_RIGHT FLEXIO: FLEXIO1_FLEXIO05 GPIO: GPIO3_IO05 CCM: CCMSRCGPMIX_STOP	DI/O	1.8 or 3.3V	
P42	SDIO_D3	USDHC: USDHC2_DATA3 TIMER: LPTMR2_ALT1 SAI: MQS2_LEFT FLEXIO: FLEXIO1_FLEXIO06 GPIO: GPIO3_IO06 CCM: CCMSRCGPMIX_EARLY_RESET	DI/O	1.8 or 3.3V	

SMARCPin #	SMARC Pin Name	CPU PIN / Multiplexing (red = default muxing)	I/O	I/O Level	Comments
P43	SPI0_CS0#	GPIO: GPIO2_IO08 SPI: LPSPi3_PCS0 CAM: MEDIAMIX_CAM_DATA02 DISP: MEDIAMIX_DISP_DATA04 TPM: TPM6_CH0 UART: LPUART7_TX I2C: LPI2C7_SDA FLEXIO: FLEXIO1_FLEXIO08	DO	1.8V	
P44	SPI0_CK	GPIO: GPIO2_IO11 SPI: LPSPi3_SCK CAM: MEDIAMIX_CAM_DATA05 DISP: MEDIAMIX_DISP_DATA07 TPM: TPM5_EXTCLK UART: LPUART7_RTS_B I2C: LPI2C8_SCL FLEXIO: FLEXIO1_FLEXIO11	DO	1.8V	
P45	SPI0_DIN	GPIO: GPIO2_IO09 SPI: LPSPi3_SIN CAM: MEDIAMIX_CAM_DATA03 DISP: MEDIAMIX_DISP_DATA05 TPM: TPM3_EXTCLK UART: LPUART7_RX I2C: LPI2C7_SCL FLEXIO: FLEXIO1_FLEXIO09	DI	1.8V	
P46	SPI0_DO	GPIO: GPIO2_IO10 SPI: LPSPi3_SOUT CAM: MEDIAMIX_CAM_DATA04 DISP: MEDIAMIX_DISP_DATA06 TPM: TPM4_EXTCLK UART: LPUART7_CTS_B I2C: LPI2C7_SDA FLEXIO: FLEXIO1_FLEXIO10	DO	1.8V	
P47	GND	NA	-	NA	
P48	SATA_TX+	NA	-	NA	
P49	SATA_TX-	NA	-	NA	
P50	GND	NA	-	NA	
P51	SATA_RX+	NA	-	NA	
P52	SATA_RX-	NA	-	NA	
P53	GND	NA	-	NA	

SMARCPin #	SMARC Pin Name	CPU PIN / Multiplexing (red = default muxing)	I/O	I/O Level	Comments
P54	SPI1_CS0#/ / ESPI_CS0#/ / QSPI_CS0#	GPIO: GPIO2_IO18 SAI: SAI3_RX_BCLK CAM: MEDIAMIX_CAM_DATA09 DISP: MEDIAMIX_DISP_DATA14 SPI: LPSPI5_PCS0 SPI: LPSPI4_PCS0 TPM: TPM5_CH2 FLEXIO: FLEXIO1_FLEXIO18	DO	1.8V	
P55	SPI1_CS1#/ / ESPI_CS1#/ / QSPI_CS1#	P0_7	DO	1.8V	From GPIO expander (U13)
P56	SPI1_CK / ESPI_CK / QSPI_CK	GPIO: GPIO2_IO21 SAI: SAI3_TX_DATA00 PDM: PDM_CLK DISP: MEDIAMIX_DISP_DATA17 SPI: LPSPI5_SCK SPI: LPSPI4_SCK TPM: TPM4_CH1 SAI: SAI3_RX_BCLK	DO	1.8V	
P57	SPI1_DIN / ESPI_IO_1 / QSPI_IO_1	GPIO: GPIO2_IO19 SAI: SAI3_RX_SYNC PDM: PDM_BIT_STREAM03 DISP: MEDIAMIX_DISP_DATA15 SPI: LPSPI5_SIN SPI: LPSPI4_SIN TPM: TPM6_CH2 SAI: SAI3_TX_DATA00	DI	1.8V	
P58	SPI1_DO / ESPI_IO_0 / QSPI_IO_0	GPIO: GPIO2_IO20 SAI: SAI3_RX_DATA00 PDM: PDM_BIT_STREAM00 DISP: MEDIAMIX_DISP_DATA16 SPI: LPSPI5_SOUT SPI: LPSPI4_SOUT TPM: TPM4_CH1 SAI: SAI3_RX_BCLK	DO	1.8V	
P59	GND	NA	-	NA	
P60	USB0+	USB1_D_P	DI/O	3.3V	
P61	USB0-	USB1_D_N	DI/O	3.3V	
P62	USB0_EN_OC#	P1_6	DI	3.3V	From GPIO expander (U13)
P63	USB0_VBUS_DET	USB1_VBUS	DI	5V	
P64	USB0_OTG_ID	USB1_ID	DI	3.3V	
P65	USB1+	USB2_D_P	DI/O	3.3V	
P66	USB1-	USB2_D_N	DI/O	3.3V	
P67	USB1_EN_OC#	P1_5	DI	3.3V	From GPIO expander (U13)
P68	GND	NA	-	NA	

SMARCPin #	SMARC Pin Name	CPU PIN / Multiplexing (red = default muxing)	I/O	I/O Level	Comments
P69	USB2+	NA	-	NA	
P70	USB2-	NA	-	NA	
P71	USB2_EN_OC#	NA	-	NA	
P72	RSVD	ADC_IN1 TODO	DI	1.8V	
P73	RSVD	ADC_IN2 TODO	DI	1.8V	
P74	USB3_EN_OC#	NA	-	NA	
P75	PCIE_A_RST#	NA	-	NA	
P76	USB4_EN_OC#	NA	-	NA	
P77	PCIE_B_CKREQ#	NA	-	NA	
P78	PCIE_A_CKREQ#	NA	-	NA	
P79	GND	NA	-	NA	
P80	PCIE_C_REFCK+	NA	-	NA	
P81	PCIE_C_REFCK-	NA	-	NA	
P82	GND	NA	-	NA	
P83	PCIE_A_REFCK+	NA	-	NA	
P84	PCIE_A_REFCK-	NA	-	NA	
P85	GND	NA	-	NA	
P86	PCIE_A_RX+	NA	-	NA	
P87	PCIE_A_RX-	NA	-	NA	
P88	GND	NA	-	NA	
P89	PCIE_A_TX+	NA	-	NA	
P90	PCIE_A_TX-	NA	-	NA	
P91	GND	NA	-	NA	
P92	HDMI_D2+ / DP1_LANE0+	NA	-	NA	
P93	HDMI_D2- / DP1_LANE0-	NA	-	NA	
P94	GND	NA	-	NA	
P95	HDMI_D1+ / DP1_LANE1+	NA	-	NA	
P96	HDMI_D1- / DP1_LANE1-	NA	-	NA	
P97	GND	NA	-	NA	
P98	HDMI_D0+ / DP1_LANE2+	NA	-	NA	
P99	HDMI_D0- / DP1_LANE2-	NA	-	NA	
P100	GND	NA	-	NA	

SMARCPin #	SMARC Pin Name	CPU PIN / Multiplexing (red = default muxing)	I/O	I/O Level	Comments
P101	HDMI_CK+ / DP1_LANE3+	NA	-	NA	
P102	HDMI_CK- / DP1_LANE3-	NA	-	NA	
P103	GND	NA	-	NA	
P104	HDMI_HPD / DP1_HPD	NA	-	NA	
P105	HDMI_CTRL_CK / DP1_AUX+	NA	-	NA	
P106	HDMI_CTRL_DAT / DP1_AUX-	NA	-	NA	
P107	DP1_AUX_SEL	NA	-	NA	
P108	GPIO0 / CAM0_PWR#	GPIO: GPIO3_IO27 CCM: CCMSRCGPMIX_CLKO2 FLEXIO: FLEXIO1_FLEXIO27	DI/O	1.8V	
P109	GPIO1 / CAM1_PWR#	GPIO: GPIO3_IO28 CCM: CCMSRCGPMIX_CLKO3 FLEXIO: FLEXIO1_FLEXIO28	DI/O	1.8V	
P110	GPIO2 / CAM0_RST#	GPIO: GPIO3_IO29 CCM: CCMSRCGPMIX_CLKO4 FLEXIO: FLEXIO1_FLEXIO29	DI/O	1.8V	
P111	GPIO3 / CAM1_RST#	P3_6	DI/O	1.8V	From GPIO expander (U13)
P112	GPIO4 / HDA_RST#	P1_7	DI/O	1.8V	From GPIO expander (U13)
P113	GPIO5 / PWM_OUT	GPIO: GPIO2_IO06 TPM: TPM5_CH0 PDM: PDM_BIT_STREAM01 DISP: MEDIAMIX_DISP_DATA02 SPI: LPSP17_SOUT UART: LPUART6_CTS_B I2C: LPI2C7_SDA FLEXIO: FLEXIO1_FLEXIO06	DI/O	1.8V	
P114	GPIO6 / TACHIN	GPIO: GPIO2_IO02 I2C: LPI2C4_SDA CAM: MEDIAMIX_CAM_VSYNC DISP: MEDIAMIX_DISP_VSYNC SPI: LPSP16_SOUT UART: LPUART5_CTS_B I2C: LPI2C6_SDA FLEXIO: FLEXIO1_FLEXIO02	DI/O	1.8V	

SMARCPin #	SMARC Pin Name	CPU PIN / Multiplexing (red = default muxing)	I/O	I/O Level	Comments
P115	GPIO7	GPIO: GPIO2_IO03 I2C: LPI2C4_SCL CAM: MEDIAMIX_CAM_HSYNC DISP: MEDIAMIX_DISP_HSYNC SPI: LPSP16_SCK UART: LPUART5_RTS_B I2C: LPI2C6_SCL FLEXIO: FLEXIO1_FLEXIO03	DI/O	1.8V	
P116	GPIO8	P3_0	DI/O	1.8V	From GPIO expander (U13)
P117	GPIO9	P4_1	DI/O	1.8V	From GPIO expander (U13)
P118	GPIO10	P3_2	DI/O	1.8V	From GPIO expander (U13)
P119	GPIO11	P3_3	DI/O	1.8V	From GPIO expander (U13)
P120	GND	NA	-	NA	
P121	I2C_PM_CK	I2C: LPI2C1_SCL I3C: I3C1_SCL UART: LPUART1_DCB_B TPM: TPM2_CH0 GPIO: GPIO1_IO00	DI/O	1.8V	
P122	I2C_PM_DAT	I2C: LPI2C1_SDA I3C: I3C1_SDA UART: LPUART1_RIN_B TPM: TPM2_CH1 GPIO: GPIO1_IO01	DI/O	1.8V	
P123	BOOT_SEL0#	NA	-	NA	
P124	BOOT_SEL1#	NA	-	NA	
P125	BOOT_SEL2#	NA	-	NA	
P126	RESET_OUT#	P3_1	DI/O	1.8V	From GPIO expander (U13)
P127	RESET_IN#	POR_B	DI	1.8V	
P128	POWER_BTN#	ONOFF	DI	1.8 - 5V	
P129	SER0_TX	UART: LPUART1_TX UART: S400_UART_TX SPI: LPSP12_PCS0 TPM: TPM1_CH1 GPIO: GPIO1_IO05	DO	1.8V	
P130	SER0_RX	UART: LPUART1_RX UART: S400_UART_RX SPI: LPSP12_SIN TPM: TPM1_CH0 GPIO: GPIO1_IO04	DI	1.8V	
P131	SER0_RTS#	UART: LPUART2_TX UART: LPUART1_RTS_B SPI: LPSP12_SCK TPM: TPM1_CH3 GPIO: GPIO1_IO07	DI	1.8V	

SMARCPin #	SMARC Pin Name	CPU PIN / Multiplexing (red = default muxing)	I/O	I/O Level	Comments
P132	SER0_CTS#	UART: LPUART2_RX UART: LPUART1_CTS_B SPI: LPSP12_SOUT TPM: TPM1_CH2 SAI: SAI1_MCLK GPIO: GPIO1_IO06	DO	1.8V	
P133	GND	NA	-	NA	
P134	SER1_TX	GPIO: GPIO2_IO12 TPM: TPM3_CH2 PDM: PDM_BIT_STREAM02 DISP: MEDIAMIX_DISP_DATA08 SPI: LPSP18_PCS0 UART: LPUART8_TX I2C: LPI2C8_SDA SAI: SAI3_RX_SYNC	DO	1.8V	
P135	SER1_RX	GPIO: GPIO2_IO13 TPM: TPM4_CH2 PDM: PDM_BIT_STREAM03 DISP: MEDIAMIX_DISP_DATA09 SPI: LPSP18_SIN UART: LPUART8_RX I2C: LPI2C8_SCL FLEXIO: FLEXIO1_FLEXIO13	DI	1.8V	
P136	SER2_TX	GPIO: GPIO2_IO04 TPM: TPM3_CH0 PDM: PDM_CLK DISP: MEDIAMIX_DISP_DATA00 SPI: LPSP17_PCS0 UART: LPUART6_TX I2C: LPI2C6_SDA FLEXIO: FLEXIO1_FLEXIO04	DO	1.8V	
P137	SER2_RX	GPIO: GPIO2_IO05 TPM: TPM4_CH0 PDM: PDM_BIT_STREAM00 DISP: MEDIAMIX_DISP_DATA01 SPI: LPSP17_SIN UART: LPUART6_RX I2C: LPI2C6_SCL FLEXIO: FLEXIO1_FLEXIO05	DI	1.8V	
P138	SER2_RTS#	NA	-	NA	
P139	SER2_CTS#	NA	-	NA	

SMARCPin #	SMARC Pin Name	CPU PIN / Multiplexing (red = default muxing)	I/O	I/O Level	Comments
P140	SER3_TX	GPIO: GPIO2_IO14 UART: LPUART3_TX CAM: MEDIAMIX_CAM_DATA06 DISP: MEDIAMIX_DISP_DATA10 SPI: LPSP18_SOUT UART: LPUART8_CTS_B UART: LPUART4_TX FLEXIO: FLEXIO1_FLEXIO14	DO	1.8V	TODO
P141	SER3_RX	GPIO: GPIO2_IO15 UART: LPUART3_RX CAM: MEDIAMIX_CAM_DATA07 DISP: MEDIAMIX_DISP_DATA11 SPI: LPSP18_SCK UART: LPUART8_RTS_B UART: LPUART4_RX FLEXIO: FLEXIO1_FLEXIO15	DI	1.8V	TODO check
P142	GND	NA	-	NA	
P143	CAN0_TX	PDM: PDM_CLK MQS: MQS1_LEFT LPTMR: LPTMR1_ALT1 GPIO: GPIO1_IO08 CAN: CAN1_TX	DO	1.8V	
P144	CAN0_RX	PDM: PDM_BIT_STREAM0 MQS: MQS1_RIGHT SPI: LPSP1_PCS1 TPM: TPM1_EXTCLK LPTMR: LPTMR1_ALT2 GPIO: GPIO1_IO09 CAN: CAN1_RX	DI	1.8V	
P145	CAN1_TX	GPIO: GPIO2_IO25 USDHC: USDHC3_DATA1 CAN: CAN2_TX DISP: MEDIAMIX_DISP_DATA21 TPM: TPM4_CH3 JTAG: JTAG_MUX_TCK SPI: LPSP1_PCS1 FLEXIO: FLEXIO1_FLEXIO25	DO	1.8V	
P146	CAN1_RX	GPIO: GPIO2_IO27 USDHC: USDHC3_DATA3 CAN: CAN2_RX DISP: MEDIAMIX_DISP_DATA23 TPM: TPM6_CH3 JTAG: JTAG_MUX_TMS SPI: LPSP1_PCS1 FLEXIO: FLEXIO1_FLEXIO27	DI	1.8V	
P147	VDD_IN	VSYS	A	3.0 - 5.25V	
P148	VDD_IN	VSYS	A	3.0 - 5.25V	

SMARCPin #	SMARC Pin Name	CPU PIN / Multiplexing (red = default muxing)	I/O	I/O Level	Comments
P149	VDD_IN	VSYS	A	3.0 - 5.25V	
P150	VDD_IN	VSYS	A	3.0 - 5.25V	
P151	VDD_IN	VSYS	A	3.0 - 5.25V	
P152	VDD_IN	VSYS	A	3.0 - 5.25V	
P153	VDD_IN	VSYS	A	3.0 - 5.25V	
P154	VDD_IN	VSYS	A	3.0 - 5.25V	
P155	VDD_IN	VSYS	A	3.0 - 5.25V	
P156	VDD_IN	VSYS	A	3.0 - 5.25V	
S1	CSI1_TX+ / I2C_CAM1_CK	SC2	DO	1.8V	From I2C expander (U4)
S2	CSI1_TX- / I2C_CAM1_DAT	SD2	DI/O	1.8V	From I2C expander (U4)
S3	GND	NA	-	NA	
S4	RSVD	NA	-	NA	
S5	I2C_CAM0_CK / CSI0_TX+	SC0	DO	1.8V	From I2C expander (U4)
S6	CAM_MCK	NA	DO	1.8V	
S7	I2C_CAM0_DAT / CSI0_TX-	SD0	DI/O	1.8V	From I2C expander (U4)
S8	CSI0_CK+	MIPI_CSI1_CLK_P	DO	1.8V	
S9	CSI0_CK-	MIPI_CSI1_CLK_N	DO	1.8V	
S10	GND	NA	-	NA	
S11	CSI0_RX0+	MIPI_CSI1_D0_P	DI	1.8V	
S12	CSI0_RX0-	MIPI_CSI1_D0_N	DI	1.8V	
S13	GND	NA	-	NA	
S14	CSI0_RX1+	MIPI_CSI1_D1_P	DI	1.8V	
S15	CSI0_RX1-	MIPI_CSI1_D1_N	DI	1.8V	
S16	GND	NA	-	NA	
S17	GBE1_MDI0+	TXRXP_A	DI/O	1.8V	From KSZ9031 (U7)
S18	GBE1_MDI0-	TXRXM_A	DI/O	1.8V	From KSZ9031 (U7)
S19	GBE1_LINK100#	LED1	DO	3.3V	From KSZ9031 (U7)
S20	GBE1_MDI1+	TXRXP_B	DI/O	1.8V	From KSZ9031 (U7)
S21	GBE1_MDI1-	TXRXM_B	DI/O	1.8V	From KSZ9031 (U7)
S22	GBE1_LINK100#	LED2	DO	3.3V	From KSZ9031 (U7)
S23	GBE1_MDI2+	TXRXP_C	DI/O	1.8V	From KSZ9031 (U7)
S24	GBE1_MDI2-	TXRXM_C	DI/O	1.8V	From KSZ9031 (U7)
S25	GND	NA	-	NA	
S26	GBE1_MDI3+	TXRXP_D	DI/O	1.8V	From KSZ9031 (U7)

SMARCPin #	SMARC Pin Name	CPU PIN / Multiplexing (red = default muxing)	I/O	I/O Level	Comments
S27	GBE1_MDI3-	TXRXM_D	DI/O	1.8V	From KSZ9031 (U7)
S28	GBE1_CTREF	NA	-	NA	
S29	PCIE_D_TX+ / SERDES_0_TX+	NA	-	NA	
S30	PCIE_D_RX- / SERDES_0_RX-	NA	-	NA	
S31	GBE1_LINK_ACT#	LED1	DO	3.3V	
S32	PCIE_D_RX+ / SERDES_0_RX+	NA	-	NA	
S33	PCIE_D_RX- / SERDES_0_RX-	NA	-	NA	
S34	GND	NA	-	NA	
S35	USB4+	NA	-	NA	
S36	USB4-	NA	-	NA	
S37	USB3_VBUS_DET	NA	-	NA	
S38	AUDIO_MCK	GPIO: GPIO2_IO22 USDHC: USDHC3_CLK SPDIF: SPDIF_IN DISP: MEDIAMIX_DISP_DATA18 TPM: TPM5_CH1 TPM: TPM6_EXTCLK I2C: LPI2C5_SDA FLEXIO: FLEXIO1_FLEXIO22	DO	1.8V	TODO check
S39	I2S0_LRCK	SAI: SAI1_TX_SYNC SAI: SAI1_TX_DATA01 SPI: LPSP11_PCS0 UART: LPUART2_DTR_B MQS: MQS1_LEFT GPIO: GPIO1_IO11	DI/O	1.8V	
S40	I2S0_SDOUT	SAI: SAI1_TX_DATA00 UART: LPUART2_RTS_B SPI: LPSP11_SCK UART: LPUART1_DTR_B CAN: CAN1_TX GPIO: GPIO1_IO13	DO	1.8V	
S41	I2S0_SDIN	SAI: SAI1_RX_DATA00 SAI: SAI1_MCLK SPI: LPSP11_SOUT UART: LPUART2_DSR_B MQS: MQS1_RIGHT GPIO: GPIO1_IO14	DI	1.8V	

SMARCPin #	SMARC Pin Name	CPU PIN / Multiplexing (red = default muxing)	I/O	I/O Level	Comments
S42	I2S0_CK	SAI: SAI1_TX_BCLK UART: LPUART2_CTS_B SPI: LPSP11_SIN UART: LPUART1_DSR_B CAN: CAN1_RX GPIO: GPIO1_IO12	DI/O	1.8V	
S43	ESPI_ALERT0#	P1_1	DI/O	1.8V	From GPIO expander (U13)
S44	ESPI_ALERT1#	NA	-	NA	
S45	MDIO_CLK	NA	-	NA	
S46	MDIO_DAT	NA	-	NA	
S47	GND	NA	-	NA	
S48	I2C_GP_CK	GPIO: GPIO2_IO01 I2C: LPI2C3_SCL CAM: MEDIAMIX_CAM_DATA00 DISP: MEDIAMIX_DISP_DE SPI: LPSP16_SIN UART: LPUART5_RX I2C: LPI2C5_SCL FLEXIO: FLEXIO1_FLEXIO01	DO	1.8V	TODO check
S49	I2C_GP_DAT	GPIO: GPIO2_IO00 I2C: LPI2C3_SDA CAM: MEDIAMIX_CAM_CLK DISP: MEDIAMIX_DISP_CLK SPI: LPSP16_PCS0 UART: LPUART5_TX I2C: LPI2C5_SDA FLEXIO: FLEXIO1_FLEXIO00	DI/O	1.8V	TODO check
S50	I2S2_LRCK / HDA_SYNC	NA	DI/O	1.8V	
S51	I2S2_SDOUT / HDA_SDO	NA	DO	1.8V	
S52	I2S2_SDIN / HDA_SDI	NA	DI	1.8V	
S53	I2S2_CK / HDA_CK	NA	DI/O	1.8V	
S54	SATA_ACT#	NA	-	NA	
S55	USB5_EN_OC#	NA	-	NA	
S56	ESPI_IO_2 / QSPI_IO_2	NA	DI/O	1.8V	
S57	ESPI_IO_3 / QSPI_IO_3	NA	-	NA	
S58	ESPI_RESET#	P1_3	DI/O	1.8V	From GPIO expander (U13)
S59	USB5+	NA	-	NA	
S60	USB5-	NA	-	NA	

SMARCPin #	SMARC Pin Name	CPU PIN / Multiplexing (red = default muxing)	I/O	I/O Level	Comments
S61	GND	NA	-	NA	
S62	USB3_SSTX+	NA	-	NA	
S63	USB3_SSTX-	NA	-	NA	
S64	GND	NA	-	NA	
S65	USB3_SSRX+	NA	-	NA	
S66	USB3_SSRX-	NA	-	NA	
S67	GND	NA	-	NA	
S68	USB3+	NA	-	NA	
S69	USB3-	NA	-	NA	
S70	GND	NA	-	NA	
S71	USB2_SSTX+	NA	-	NA	
S72	USB2_SSTX-	NA	-	NA	
S73	GND	NA	-	NA	
S74	USB2_SSRX+	NA	-	NA	
S75	USB2_SSRX-	NA	-	NA	
S76	PCIE_B_RST#	NA	-	NA	
S77	PCIE_C_RST#	NA	-	NA	
S78	PCIE_C_RX+ / SERDES_1_RX+	NA	-	NA	
S79	PCIE_C_RX- / SERDES_1_RX-	NA	-	NA	
S80	GND	NA	-	NA	
S81	PCIE_C_TX+ / SERDES_1_TX+	NA	-	NA	
S82	PCIE_C_TX- / SERDES_1_TX-	NA	-	NA	
S83	GND	NA	-	NA	
S84	PCIE_B_REFCK+	NA	-	NA	
S85	PCIE_B_REFCK-	NA	-	NA	
S86	GND	NA	-	NA	
S87	PCIE_B_RX+	NA	-	NA	
S88	PCIE_B_RX-	NA	-	NA	
S89	GND	NA	-	NA	
S90	PCIE_B_TX+	NA	-	NA	
S91	PCIE_B_TX-	NA	-	NA	
S92	GND	NA	-	NA	
S93	DPO_LANE0+	NA	-	NA	
S94	DPO_LANE0-	NA	-	NA	

SMARCPin #	SMARC Pin Name	CPU PIN / Multiplexing (red = default muxing)	I/O	I/O Level	Comments
S95	DP0_AUX_SEL	NA	-	NA	
S96	DP0_LANE1+	NA	-	NA	
S97	DP0_LANE1-	NA	-	NA	
S98	DP0_HPD	NA	-	NA	
S99	DP0_LANE2+	NA	-	NA	
S100	DP0_LANE2-	NA	-	NA	
S101	GND	NA	-	NA	
S102	DP0_LANE3+	NA	-	NA	
S103	DP0_LANE3-	NA	-	NA	
S104	USB3_OTG_ID	NA	-	NA	
S105	DP0_AUX+	NA	-	NA	
S106	DP0_AUX-	NA	-	NA	
S107	LCD1_BKLT_EN	NA	DI/O	1.8V	TODO check
S108	LVDS1_CK+ / eDP1_AUX+ / DSI1_CLK+	LVDS_CLK_P	DO	1.8V	
S109	LVDS1_CK- / eDP1_AUX- / DSI1_CLK-	LVDS_CLK_N	DO	1.8V	
S110	GND	NA	-	NA	
S111	LVDS1_0+ / eDP1_TX0+ / DSI1_D0+	LVDS_D0_P	DO	1.8V	
S112	LVDS1_0- / eDP1_TX0- / DSI1_D0-	LVDS_D0_N	DO	1.8V	
S113	eDP1_HPD / DSI1_TE	NA	-	NA	
S114	LVDS1_1+ / eDP1_TX1+ / DSI1_D1+	LVDS_D1_P	DO	1.8V	
S115	LVDS1_1- / eDP1_TX1- / DSI1_D1-	LVDS_D1_N	DO	1.8V	
S116	LCD1_VDD_EN	NA	DI/O	1.8V	TODO check
S117	LVDS1_2+ / eDP1_TX2+ / DSI1_D2+	LVDS_D2_P	DO	1.8V	
S118	LVDS1_2- / eDP1_TX2- / DSI1_D2-	LVDS_D2_N	DO	1.8V	

SMARCPin #	SMARC Pin Name	CPU PIN / Multiplexing (red = default muxing)	I/O	I/O Level	Comments
S119	GND	NA	-	NA	
S120	LVDS1_3+ / eDP1_TX3+ / DSI1_D3+	LVDS_D3_P	DO	1.8V	
S121	LVDS1_3- / eDP1_TX3- / DSI1_D3-	LVDS_D3_N	DO	1.8V	
S122	LCD1_BKLT_PWM	GPIO: GPIO2_IO23 USDHC: USDHC3_CMD SPDIF: SPDIF_OUT DISP: MEDIAMIX_DISP_DATA19 TPM: TPM6_CH1 I2C: LPI2C5_SCL FLEXIO: FLEXIO1_FLEXIO23	DO	1.8V	TODO check
S123	GPIO13	NA	DI/O	1.8V	TODO check
S124	GND	NA	-	NA	
S125	LVDS0_0+ / eDP0_TX0+ / DSI0_D0+	MIPI_DSI1_D0_P	DO	1.8V	
S126	LVDS0_0- / eDP0_TX0- / DSI0_D0-	MIPI_DSI1_D0_N	DO	1.8V	
S127	LCD0_BKLT_EN	P2_0	DO	1.8V	From GPIO expander (U13)
S128	LVDS0_1+ / eDP0_TX1+ / DSI0_D1+	MIPI_DSI1_D1_P	DO	1.8V	
S129	LVDS0_1- / eDP0_TX1- / DSI0_D1-	MIPI_DSI1_D1_N	DO	1.8V	
S130	GND	NA	-	NA	
S131	LVDS0_2+ / eDP0_TX2+ / DSI0_D2+	MIPI_DSI1_D2_P	DO	1.8V	
S132	LVDS0_2- / eDP0_TX2- / DSI0_D2-	MIPI_DSI1_D2_N	DO	1.8V	
S133	LCD0_VDD_EN	P2_1	DO	1.8V	From GPIO expander (U13)
S134	LVDS0_CK+ / eDP0_AUX+ / DSI0_CLK+	MIPI_DSI1_CLK_P	DO	1.8V	
S135	LVDS0_CK- / eDP0_AUX- / DSI0_CLK-	MIPI_DSI1_CLK_N	DO	1.8V	
S136	GND	NA	-	NA	

SMARCPin #	SMARC Pin Name	CPU PIN / Multiplexing (red = default muxing)	I/O	I/O Level	Comments
S137	LVDS0_3+ / eDP0_TX3+ / DSI0_D3+	MIPI_DSI1_D3_P	DO	1.8V	
S138	LVDS0_3- / eDP0_TX3- / DSI0_D3-	MIPI_DSI1_D3_N	DO	1.8V	
S139	I2C_LCD_CK	NA	-	NA	
S140	I2C_LCD_DAT	NA	-	NA	
S141	LCD0_BKLT_PWM	GPIO: GPIO2_IO26 USDHC: USDHC3_DATA2 PDM: PDM_BIT_STREAM01 DISP: MEDIAMIX_DISP_DATA22 TPM: TPM5_CH3 JTAG: JTAG_MUX_TDI SPI: LPSP18_PCS1 SAI: SAI3_TX_SYNC	DI/O	1.8V	
S142	GPIO12	P3_4	DI/O	1.8V	From GPIO expander (U13)
S143	GND	NA	-	NA	
S144	eDP0_HPD / DSI0_TE	NA	-	NA	
S145	WDT_TIME_OUT#	WDOG_ANY	DO	1.8V	
S146	PCIE_WAKE#	NA	-	NA	
S147	VDD_RTC	NVCC_BBSM	A	1.8V	
S148	LID#	NA	DI	1.8 - 5V	TODO check
S149	SLEEP#	P2_5	DI	1.8 - 5V	From GPIO expander (U13)
S150	VIN_PWR_BAD#	P2_3	DI	VDD_IN	From GPIO expander (U13)
S151	CHARGING#	P2_4	DI	1.8 - 5V	From GPIO expander (U13)
S152	CHARGER_PRSNT#	P1_0	DI	1.8 - 5V	From GPIO expander (U13)
S153	CARRIER_STBY#	P2_2	DO	1.8V	From GPIO expander (U13)
S154	CARRIER_PWR_ON	P3_7	DO	1.8V	From GPIO expander (U13)
S155	FORCE_RECov#	BOOT_MODE0	DI	1.8V	
S156	BATLOW#	P2_6	DI	1.8 - 5V	From GPIO expander (U13)
S157	TEST#	P1_2	DI	1.8 - 5V	From GPIO expander (U13)
S158	GND	NA	-	NA	


Table 9: Pinout table for Nitrogen93 SMARC JTAG connector (J1)

Pin #	Pin Name	CPU PIN / Multiplexing	I/O	I/O Level	Comments
1	VDD_JTAG	1P8V	DO	1.8V	
2	JTAG_TRST#	TP3	-	NA	Test point
3	JTAG_TMS	JTAG_TMS	DI	1.8V	

Pin #	Pin Name	CPU PIN / Multiplexing	I/O	I/O Level	Comments
4	JTAG_TDO	JTAG_TDO	DO	1.8V	
5	JTAG_TDI	JTAG_TDI	DI	1.8V	
6	JTAG_TCK	JTAG_TCK	DI	1.8V	
7	JTAG_RTCK	TP4	DI	1.8V	Test point
8	JTAG_RESET_IN#	NA	-	NA	
9	MFG_MODE#	NA	-	NA	
10	GND	GND	-	NA	

9 MECHANICAL AND PCB FOOTPRINT SPECIFICATION

Module dimensions of the Nitrogen93 SMARC are 82 x 50 mm. Detail drawings are shown below.



10 STORAGE INSTRUCTIONS

Required Storage Conditions:

- Prior to Opening the Dry Packing**

The following are required storage conditions prior to opening the dry packing:

- Normal temperature: 5~40°C
- Normal humidity: 80% (Relative humidity) or less
- Storage period: One year or less

11 REGULATORY

Regulatory IDs Summary

Model	US/FCC	Canada/IC	Japan
Nitrogen93 SMARC	TBD		

12 CERTIFIED ANTENNAS

The Nitrogen93 SMARC contains the Sona NX611 module, which was certified with the following antennas.

Manufacturer	Model	Laird Connectivity Part Number	Type	Connector	Peak Gain (dBi)		
					2.4 GHz	5 GHz	6 GHz
Laird Connectivity	FlexMIMO 6E	EFD2471A3S-10MH4L	PIFA	MHF4L	2.2	3.8	3.3
Laird Connectivity	FlexPIFA 6E	EFB2471A3S-10MH4L	PIFA	MHF4L	2.2	3.9	3.8
Laird Connectivity	Mini NanoBlade Flex 6 GHz	EMF2471A3S-10MH4L	PCB Dipole	MHF4L	2.4	4.4	5.2
JOYMAX	Dipole 6E	TWX-100BRSAX-2001	Dipole	RS-SMA	2	4.0	4.0
Laird Connectivity	FlexPIFA	001-0022	PIFA	MHF4L	2	—	—

13 ORDERING INFORMATION

Order Model	Description
N93_SMARC_SOM_1r16eWB	SMARC SOM: i.MX 93 Dual / 1GB / 16GB eMMC / NX611
N93_SMARC_SOM_2r16eWB	SMARC SOM: i.MX 93 Dual / 2GB / 16GB eMMC / NX611
N93_SMARC_SOM_1r16eWB_i	SMARC SOM: i.MX 93 Dual / 1GB / 16GB eMMC / NX611 / Industrial Temp
N93_SMARC_SOM_2r16eWB_i	SMARC SOM: i.MX 93 Dual / 2GB / 16GB eMMC / NX611 / Industrial Temp
SMARC_CAR_BRD	Universal Carrier Board - SMARC (Note - SOM sold separately)

14 ADDITIONAL ASSISTANCE

Please contact your local sales representative or our support team for further assistance:

Boundary Devices Support Center: <https://boundarydevices.com/support/>

Email: support@boundarydevices.com

Phone: Americas: +1-800-492-2320

Europe: +44-1628-858-940

Hong Kong: +852-2762-4823

Web: <https://www.lairdconnect.com/products>

Note: Information contained in this document is subject to change.

© Copyright 2023 Boundary Devices, a Laird Connectivity company. All Rights Reserved. Any information furnished by Laird and its agents is believed to be accurate and reliable. All specifications are subject to change without notice. Responsibility for the use and application of Laird materials or products rests with the end user since Laird and its agents cannot be aware of all potential uses. Laird makes no warranties as to non-infringement nor as to the fitness, merchantability, or sustainability of any Laird materials or products for any specific or general uses. Laird, Laird Technologies, Inc., or any of its affiliates or agents shall not be liable for incidental or consequential damages of any kind. All Laird products are sold pursuant to the Laird Terms and Conditions of Sale in effect from time to time, a copy of which will be furnished upon request. When used as a trademark herein, *Laird* means Laird PLC or one or more subsidiaries of Laird PLC. Laird™, Laird Technologies™, corresponding logos, and other marks are trademarks or registered trademarks of Laird. Other marks may be the property of third parties. Nothing herein provides a license under any Laird or any third-party intellectual property right.