

DESCRIPTION

The MP1476L is a fully integrated, high-frequency, synchronous, rectified, step-down, switch-mode converter with internal power MOSFETs. The MP1476L offers a very compact solution that achieves 2A of continuous output current with excellent load and line regulation over a wide input range. The MP1476L uses synchronous mode operation for higher efficiency over the output current-load range.

Constant-on-time (COT) control operation provides very fast transient response, very tight output regulation, and eases loop design.

Full protection features include short-circuit protection (SCP), over-current protection (OCP), under-voltage protection (UVP), and thermal shutdown.

The MP1476L requires a minimal number of readily available, standard, external components and is available in a space-saving SOT563 package.

FEATURES



- Wide 3.9V to 18V Operating Input Range
- 126mΩ/58mΩ Low R_{DS(ON)} Internal Power MOSFETs
- 190μA Low I_Q
- High-Efficiency Synchronous Mode Operation
- Power-Save Mode (PSM) at Light Load
- Fast Load Transient Response
- 800kHz Switching Frequency
- Internal Soft Start (SS)
- Over-Current Protection (OCP) and Hiccup
- Thermal Shutdown
- Output Adjustable from 0.8V
- Available in a SOT563 Package

APPLICATIONS

- Security Camera
- Digital Set-Top Boxes
- Flat-Panel Television and Monitors
- General Purposes Power Supplies

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



ORDERING INFORMATION

Part Number*	Package	Top Marking
MP1476LGTF	SOT563	See Below

For Tape & Reel, add suffix -Z (e.g. MP1476LGTF-Z)

TOP MARKING

AXMY


LLL

AXM: Product code of MP1476LGTF

Y: Year code

LLL: Lot number

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

V _{IN}	-0.3V to 20V
V _{SW}	-0.3V (-0.6V for <1.5μs, -6.5V for <10ns) to V _{IN} + 0.3V (21V for <10ns)
V _{BST}	V _{SW} + 5V
V _{EN}	-0.3V to 5V (2)
All other pins	-0.3V to 5V
Continuous power dissipation (T _A = +25°C) (3)(5)	2.2W
Junction temperature	150°C
Lead temperature	260°C
Storage temperature	-65°C to 150°C

Recommended Operating Conditions (4)

Supply voltage (V _{IN})	3.9V to 18V
Output voltage (V _{OUT})	0.8V to V _{IN} x D _{max} or 10V max
Operating junction temp. (T _J) ...	-40°C to +125°C

Thermal Resistance

SOT563	θ _{JA}	θ _{JC}
EV1476L-TF-00A (5)	55	21
JESD51-7 (6)	130	60

NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) For details of EN's ABS max rating, please refer to the Enable Control section on page 11.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/θ_{JA}. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 4) The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on EV1476L-TF-00A, 2-layer PCB.
- 6) Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS

VIN = 12V, TJ = -40°C to +125°C ⁽⁷⁾, typical value is tested at TJ = +25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
Supply current (shutdown)	I _{IN}	V _{EN} = 0V			10	μA
Supply current (quiescent)	I _q	T _J = -40°C to +125°C, V _{EN} = 2V, V _{FB} = 0.85V	0.15	0.19	0.3	mA
HS switch-on resistance	HS _{RDS-ON}	V _{BST-SW} = 3.3V		126		mΩ
LS switch-on resistance	LS _{RDS-ON}			58		mΩ
Switch leakage	SW _{LKG}	V _{EN} = 0V, V _{SW} = 12V			10	μA
Valley current limit	I _{LIMIT}	V _{OUT} = 0V	1.8	2.4	3.8	A
ZCD	I _{ZCD}	V _{OUT} = 3.3V, Lo = 4.7μH, I _{OUT} = 0A	-150	-20	150	mA
Oscillator frequency	f _{SW}	V _{FB} = 0.75V	600	800	1000	kHz
Minimum on time ⁽⁸⁾	T _{ON_MIN}			45		ns
Minimum off time ⁽⁸⁾	T _{OFF_MIN}			180		ns
Feedback voltage	V _{REF}	T _J = +25°C	795	807	819	mV
		T _J = -40°C to +125°C	791	807	823	mV
Feedback current	I _{FB}			10	100	nA
FB UV threshold (H to L)	V _{UV_th}	Hiccup entry		75%		V _{REF}
Hiccup duty cycle ⁽⁸⁾	D _{Hiccup}			25		%
EN rising threshold	V _{EN_RISING}		1.14	1.2	1.26	V
EN hysteresis	V _{EN_HYS}			100		mV
EN input current	I _{EN}	V _{EN} = 2V		2		μA
VIN under-voltage lockout threshold rising	INUV _{Vth}			3.75	3.9	V
VIN under-voltage lockout threshold hysteresis	INUV _{HYS}			80		mV
Soft-start period	T _{SS}		1	1.4	2	ms
Thermal shutdown ⁽⁸⁾	TSD			150		°C
Thermal hysteresis ⁽⁸⁾	TSD _{HYS}			20		°C

NOTES:

7) Not tested in production. Guaranteed by over-temperature correlation.


8) Guaranteed by design and engineering sample characterization.

TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN} = 12V$, $V_{OUT} = 3.3V$, $L = 4.7\mu H$, $T_A = +25^\circ C$, unless otherwise noted.


Efficiency

$V_{OUT}=5V$, $L=4.7\mu H$, $DCR=24.5m\Omega$




Efficiency

$V_{OUT}=3.3V$, $L=4.7\mu H$, $DCR=24.5m\Omega$




Efficiency

$V_{OUT}=2.5V$, $L=3.3\mu H$, $DCR=9m\Omega$




Efficiency

$V_{OUT}=1.8V$, $L=2.2\mu H$, $DCR=11.4m\Omega$




Efficiency

$V_{OUT}=1.2V$, $L=1.5\mu H$, $DCR=4.3m\Omega$




Efficiency

$V_{OUT}=1V$, $L=1.5\mu H$, $DCR=4.3m\Omega$




Load Regulation

$I_{OUT} = 0.01A$ to $2A$




Line Regulation



$V_{IN} = 4.5V$ to $18V$




Case Temperature Rise vs. Output Current


$T_A = 25^\circ C$, board size: $6.3cm \times 4.7cm$




TYPICAL PERFORMANCE CHARACTERISTICS (continued)
 $V_{IN} = 12V$, $V_{OUT} = 3.3V$, $L = 4.7\mu H$, $T_A = +25^\circ C$, unless otherwise noted.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)
 $V_{IN} = 12V$, $V_{OUT} = 3.3V$, $L = 4.7\mu H$, $T_A = +25^\circ C$, unless otherwise noted.

Input/Output Ripple
 $I_{OUT} = 2A$

 2 μs /div.


Transient Response
 $I_{OUT} = 1A$ to $2A$, $2.5A/\mu s$

 100 μs /div.

Short-Circuit Entry
 $I_{OUT} = 0A$



2ms/div.

Short-Circuit Recovery
 $I_{OUT} = 0A$



2ms/div

Start-Up through Input Voltage
 $I_{OUT} = 0A$



1ms/div


Shutdown through Input Voltage
 $I_{OUT} = 0A$


10ms/div

Start-Up through Input Voltage
 $I_{OUT} = 2A$


1ms/div


Shutdown through Input Voltage
 $I_{OUT} = 2A$

 400 μs /div

Start-Up through Enable
 $I_{OUT} = 0A$


1ms/div

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

VIN = 12V, VOUT = 3.3V, L = 4.7μH, TA = +25°C, unless otherwise noted.



PIN FUNCTIONS

Package Pin #	Name	Description
1	VIN	Supply voltage. The MP1476L operates from a 3.9V to 18V input rail. A capacitor (C1) is required to decouple the input rail. Connect VIN using a wide PCB trace.
2	SW	Switch output. Connect SW using a wide PCB trace.
3	GND	System ground. GND is the reference ground of the regulated output voltage. GND requires extra care during the PCB layout. Connect GND to ground with copper traces and vias.
4	BST	Bootstrap. Connect a 1 μ F BST capacitor and a resistor between SW and BST to form a floating supply across the high-side switch driver.
5	EN	Enable. Drive EN high to enable the MP1476L. For automatic start-up, connect EN to VIN with a 100k Ω pull-up resistor.
6	FB	Feedback. Connect FB to the tap of an external resistor divider from the output to GND to set the output voltage. The frequency foldback comparator lowers the oscillator frequency when the FB voltage drops below 600mV to prevent current-limit runaway during a short-circuit fault.

BLOCK DIAGRAM




Figure 1: Functional Block Diagram

OPERATION

The MP1476L is a fully integrated, synchronous, rectified, step-down, switch-mode converter. Constant-on-time (COT) control is employed to provide fast transient response and ease loop stabilization.

At the beginning of each cycle, the high-side MOSFET (HS-FET) is turned on when the FB voltage (V_{FB}) drops below the reference voltage (V_{REF}). The HS-FET is turned on for a fixed interval determined by the one-shot on-timer. The on-timer is determined by both the output voltage and input voltage to make the switching frequency fairly constant over the input voltage range. After the on period elapses, the HS-FET is turned off until the next period begins. By repeating this operation, the converter regulates the output voltage.

Continuous conduction mode (CCM) occurs when the output current is high and the inductor current is always above zero amps. The low-side MOSFET (LS-FET) is turned on when the HS-FET is in its off state to minimize conduction loss. There is a dead short between the input and GND if both the HS-FET and LS-FET are turned on at the same time. This is called a shoot-through. To prevent shoot-through, a dead time is generated internally between the HS-FET off and LS-FET on period or the LS-FET off and HS-FET on period.

When the MP1476L works in pulse-frequency modulation (PFM) mode during light-load operation, the MP1476L reduces the switching frequency automatically to maintain high efficiency, and the inductor current drops almost to zero. When the inductor current reaches zero, the low-side driver enters tri-state (Hi-Z). The output capacitors discharge slowly to GND through R1 and R2. When V_{FB} drops below the reference voltage, the HS-FET is turned on. This operation improves device efficiency greatly when the output current is low.

Light-load operation is also called skip mode because the HS-FET does not turn on as frequently as it does in heavy-load conditions. The HS-FET turn-on frequency is a function of the output current. As the output current increases, the current modulator regulation time period becomes shorter, the HS-FET turns on

more frequently, and the switching frequency increases. The output current reaches critical levels when the current modulator time is zero and can be determined with Equation (1):

$$I_{OUT} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times L \times F_{SW} \times V_{IN}} \quad (1)$$

The MP1476L reverts to pulse-width modulation (PWM) mode once the output current exceeds the critical level. Afterward, the switching frequency remains fairly constant over the output current range.

Enable (EN) Control

Enable (EN) is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator. Drive EN low to turn off the regulator. An internal $1M\Omega$ resistor from EN to GND allows EN to be floated to shut down the chip. EN is clamped internally using a 2.8V series Zener diode (see Figure 2). Connecting the EN input through a pull-up resistor to V_{IN} limits the EN input current below $100\mu A$, preventing damage to the Zener diode. For example, if a $100k\Omega$ pull-up resistor is connected to 12V V_{IN} , then $I_{Zener} = (12V - 2.8V) / (100k\Omega + 35k\Omega) = 68\mu A$.




Figure 2: Zener Diode between EN and GND

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The MP1476L UVLO comparator monitors the output voltage of the internal regulator (VCC). The UVLO rising threshold is about 3.75V, while its falling threshold is consistently 3.67V.

Internal Soft Start (SS)

Soft start (SS) prevents the converter output voltage from overshooting during start-up. When the chip starts, the internal circuitry generates a soft-start voltage (V_{SS}) that ramps up from 0V to 1.2V. When SS is below REF, SS overrides REF, so the error amplifier uses SS as the reference. When SS exceeds REF, the

error amplifier uses REF as the reference. The SS time is set to 1.4ms internally.

Over-Current Protection (OCP) and Short-Circuit Protection (SCP)

The MP1476L has a valley current-limit control. During the LS-FET on period, the inductor current is monitored. When the sensed inductor current reaches the valley current limit, the LS-FET limit comparator turns over. The device enters over-current protection (OCP), and the HS-FET waits until the valley current limit disappears before turning on again. The output voltage drops until V_{FB} is below the under-voltage (UV) threshold (typically 75% below the reference). Once UV is triggered, the MP1476L enters hiccup mode to restart the part periodically.

During OCP, the device attempts to recover from the over-current fault with hiccup mode. In hiccup mode, the chip disables the output power stage, discharges the soft start, and attempts to soft start again automatically. If the over-current condition still remains after the soft start ends, the device repeats this operation cycle until the over-current condition is removed and the output rises back to regulation levels. OCP is a non-latch protection.

Pre-Bias Start-Up

The MP1476L is designed for monotonic start-up into pre-biased loads. If the output is pre-biased to a certain voltage during start-up, the BST voltage is refreshed and charged, and the voltage on the soft start is charged as well. If the BST voltage exceeds its rising threshold voltage and the soft-start voltage exceeds the sensed output voltage at FB, the part works normally.

Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 150°C, the entire chip shuts down. When the temperature falls below its lower threshold (typically 130°C), the chip is enabled again.

Floating Driver and Bootstrap Charging

An external bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection with a rising threshold of 2.2V and a hysteresis of 150mV. V_{IN} regulates the bootstrap capacitor voltage internally through D1, M1, C3, L1, and C2 (see Figure 3). If $V_{IN} - V_{SW}$ exceeds 3.3V, U2 regulates M1 to maintain a 3.3V BST voltage across C3.




Figure 3: Internal Bootstrap Charger

Start-Up and Shutdown Circuit

If both V_{IN} and EN exceed their respective thresholds, the chip starts up. The reference block starts first, generating a stable reference voltage and current, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuits.

Three events can shut down the chip: EN low, V_{IN} low, and thermal shutdown. The shutdown procedure starts by blocking the signaling path initially to avoid any fault triggering. The internal supply rail is then pulled down.

APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider is used to set the output voltage. Choose an R2 value carefully, since a small R2 can lead to considerable quiescent current loss, but a large R2 can make FB noise-sensitive. It is recommended for R2 to be between 5 - 100kΩ. Typically, an R2 value between 5 - 30μA achieves a good balance between system stability and no-load loss. R1 can then be determined with Equation (2):

$$R1 = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R2 \quad (2)$$

The feedback circuit is shown in Figure 4.




Figure 4: Feedback Network

Table 1 and Table 2 list the recommended parameters for common output voltages.

Table 1: Parameter Selection for Common Output Voltages, C_{OUT} = 22μF⁽⁹⁾

V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)	RT (kΩ)	L (μH)
5	40.2	7.68	47	4.7
3.3	40.2	13	47	4.7
2.5	40.2	19.1	62	3.3
1.8	40.2	32.4	75	2.2
1.5	40.2	45.3	86.6	2.2
1.2	40.2	82	105	1.5
1	20.5	84.5	160	1.5

NOTE:

9) For a detailed design circuit, please refer to the Typical Application Circuits on page 16 to page 18.

Table 2: Parameter Selection for Common Output Voltages, C_{OUT} = 22μF*2

V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)	RT (kΩ)	L (μH)
5	40.2	7.68	0	4.7
3.3	40.2	13	0	4.7
2.5	40.2	19.1	10	3.3
1.8	40.2	32.4	10	2.2
1.5	40.2	45.3	20	2.2
1.2	40.2	82	25	1.5
1	20.5	84.5	51	1.5

Selecting the Inductor

An inductor is necessary for supplying constant current to the output load while being driven by the switched input voltage. A larger inductor results in less ripple current and a lower output ripple voltage but also has a larger physical footprint, higher series resistance, and lower saturation current. A good rule for determining the inductance value is to design the peak-to-peak ripple current in the inductor to be between 30 - 40% of the maximum output current and ensure that the peak inductor current is below the maximum switch current limit. The inductance value can be calculated with Equation (3):

$$L = \frac{V_{OUT}}{F_{SW} \times \Delta I_L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (3)$$

Where ΔI_L is the peak-to-peak inductor ripple current.

The inductor should not saturate under the maximum inductor peak current. The peak inductor current can be calculated with Equation (4):

$$I_{LP} = I_{OUT} + \frac{V_{OUT}}{2F_{SW} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (4)$$

Selecting the Input Capacitor

The input current to the step-down converter is discontinuous and therefore requires a capacitor to supply AC current to the step-down converter while maintaining the DC input voltage. For the best performance, use ceramic capacitors placed as close to VIN as possible. Capacitors with X5R and X7R ceramic dielectrics are recommended because they are fairly stable with temperature fluctuations.

The capacitors must also have a ripple current rating greater than the maximum input ripple current of the converter. The input ripple current can be estimated with Equation (5):

$$I_{CIN} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)} \quad (5)$$

The worst-case condition occurs at $V_{IN} = 2V_{OUT}$, shown in Equation (6):

$$I_{CIN} = \frac{I_{OUT}}{2} \quad (6)$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitance value determines the input voltage ripple of the converter. If there is an input voltage ripple requirement in the system, choose the input capacitor that meets the specification.

The input voltage ripple can be estimated with Equation (7):

$$\Delta V_{IN} = \frac{I_{OUT}}{F_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (7)$$

The worst-case condition occurs at $V_{IN} = 2V_{OUT}$, shown in Equation (8):

$$\Delta V_{IN} = \frac{1}{4} \times \frac{I_{OUT}}{F_{SW} \times C_{IN}} \quad (8)$$

Selecting the Output Capacitor

An output capacitor is required to maintain the DC output voltage. Ceramic or POSCAP capacitors are recommended. The output voltage ripple can be estimated with Equation (9):

$$\Delta V_{OUT} = \frac{V_{OUT}}{F_{SW} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times F_{SW} \times C_{OUT}}\right) \quad (9)$$

In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated with Equation (10):

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times F_{SW}^2 \times L \times C_{OUT}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (10)$$

In the case of POSCAP capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (11):

$$\Delta V_{OUT} = \frac{V_{OUT}}{F_{SW} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR} \quad (11)$$

A larger output capacitor can achieve a better load transient response, but the maximum output capacitor limitation should also be considered in the design application. If the output capacitor value is too high, the output voltage will not be able to reach the design value during the soft-start time and will fail to regulate. The maximum output capacitor value (C_{O_max}) can be limited approximately with Equation (12):

$$C_{O_MAX} = (I_{LIM_AVG} - I_{OUT}) \times T_{SS} / V_{OUT} \quad (12)$$

Where I_{LIM_AVG} is the average start-up current during the soft-start period, and T_{SS} is the soft-start time.

PCB Layout Guidelines

Efficient layout of the switching power supplies is critical for stable operation. A poor layout design can result in poor line or load regulation and stability issues. For best results, refer to Figure 5 and follow the guidelines below.

1. Place the high current paths (GND, VIN, and SW) as close to the device as possible with short, direct, and wide traces.
2. Place the input capacitor as close to VIN and GND as possible (recommended within 1mm).
3. Place the external feedback resistors next to FB.
4. Keep the switching node (SW) short and away from the feedback network.


Design Example

Table 3 shows a design example when ceramic capacitors are applied.


Table 3: Design Example

V_{IN}	12V
V_{OUT}	3.3V
I_{OUT}	2A

The detailed application schematic is shown in Figure 6 through Figure 12. The typical performance and waveforms are shown in the Typical Performance Characteristics section. For more devices applications, please refer to the related evaluation board datasheet.









Top Layer



Bottom Layer

Figure 5: Recommended Layout

TYPICAL APPLICATION CIRCUITS

Figure 6: $V_{IN} = 12V$, $V_{OUT} = 5V/2A$

Figure 7: $V_{IN} = 12V$, $V_{OUT} = 3.3V/2A$

Figure 8: $V_{IN} = 12V$, $V_{OUT} = 2.5V/2A$

TYPICAL APPLICATION CIRCUITS (continued)

Figure 9: $V_{IN} = 12V$, $V_{OUT} = 1.8V/2A$

Figure 10: $V_{IN} = 12V$, $V_{OUT} = 1.5V/2A$

Figure 11: $V_{IN} = 12V$, $V_{OUT} = 1.2V/2A$

TYPICAL APPLICATION CIRCUITS (continued)






Figure 12: $V_{IN} = 12V$, $V_{OUT} = 1V/2A$

PACKAGE INFORMATION


SOT563




TOP VIEW




BOTTOM VIEW



FRONT VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 5) DRAWING CONFORMS TO JEDEC MO-293, VARIATION UAAD.
- 6) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.