

Table of Contents


1 Features	1	8.3 Feature Description	12
2 Applications	1	8.4 Device Functional Modes	16
3 Description	1	9 Application and Implementation	19
4 Revision History	2	9.1 Application Information	19
5 Pin Configuration and Functions	3	9.2 Typical Application	19
6 Specifications	4	10 Power Supply Recommendations	28
6.1 Absolute Maximum Ratings	4	11 Layout	29
6.2 ESD Ratings	4	11.1 Layout Guidelines	29
6.3 Recommended Operating Conditions	4	11.2 Layout Example	29
6.4 Thermal Information	4	12 Device and Documentation Support	30
6.5 Electrical Characteristics	5	12.1 Device Support	30
6.6 Switching Characteristics	8	12.2 Documentation Support	30
6.7 Typical Characteristics	9	12.3 Receiving Notification of Documentation Updates	30
7 Parameter Measurement Information	10	12.4 Community Resources	30
7.1 Relationship between Sense Voltage, Gate Current, and Timer	10	12.5 Trademarks	30
8 Detailed Description	11	12.6 Electrostatic Discharge Caution	30
8.1 Overview	11	12.7 Glossary	30
8.2 Functional Block Diagram	11	13 Mechanical, Packaging, and Orderable Information	30

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (September 2017) to Revision A	Page
• Changed from Advance Information to Production Data	1

5 Pin Configuration and Functions



Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
NC	1		No connect.
NC	2		No connect .
GATE2	3	O	Gate driver for the 2nd hot swap FET. NC if feature isn't used.
NC	4		No connect.
VEE	5	GND	This pin corresponds to the IC GND. Kelvin sense to the bottom of R _{SNS} to ensure accurate current limit.
SNS	6	I	Sense pin, used to measure current and regulate it. Kelvin Sense to R _{SNS} to ensure accurate current limits.
GATE	7	O	Gate drive for the main hot swap FET.
SS	8	O	Pin used for soft starting the output. Connect a capacitor (C _{SS}) between the SS pin and -48V_OUT. The dv/dt rate on the -48V_OUT pin is proportional to the gate sourcing current divided by C _{SS} .
D	9	I	Pin used to sense the drain of the hot swap FET and to program the threshold where the hot swap switches from the CL1 and CL2. Connect a resistor from this pin to the drain of the hot swap FET (also called -48V_OUT) to program the threshold.
TMR	10	O	Timer pin used to program the duration when the hot swap FET can be in current limit. Program this time by adding a capacitor between the TMR pin and VEE.
OV	11	I	Input over voltage comparator. Tie a resistor divider to program the threshold where the device turns off due to over voltage event.
UVEN	12	I	Input under voltage comparator. Tie a resistor divider to program the threshold where the device turns on.
VCC	13	S	Clamped supply. Tie to RTN through resistor.
NC	14		No connect.
PROG	15	I	Adjust current limit and fast trip threshold by tying to VEE, floating, or tying to VEE through resistor.
Vref/PG	16	O	5V reference output. Connect to the base of a BJT to generate a rail that can be used to power current monitors and digital Isolators. It can also be used as a PG for the downstream DC/DC converters.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	V_{VCC} (current into $V_{CC} < 10$ mA)	−0.3	20	V
Input voltage	V_{SNS} , V_{OV}	−0.3	6.5	V
	V_{UVEN} , V_D , V_{SS}	−0.3	30	V
Output voltage	V_{GATE} , V_{GATE2}	−0.3	VCC	V
	V_{TMR} , V_{PROG} , $V_{VREF/PG}$	−0.3	6.5	V
Operating junction temperature, T_J		−40	125	°C
Storage temperature, T_{stg}		−55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{VCC}	Supply voltage (current into $V_{CC} < 10$ mA)	0		20	V
V_{SNS} , V_{OV}	Input voltage	0		5.5	V
V_{UVEN} , V_D , V_{SS}	Input voltage	0		18	V
V_{GATE} , V_{GATE2}	Output voltage	0		VCC	V
V_{TMR} , V_{PROG} , $V_{VREF/PG}$	Output voltage	0		5.5	V
C_{SS}	Capacitance	1		200	nF
R_{SS}	Resistance	1		10	kΩ
R_D	Resistance	120		2,000	kΩ

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS23521	UNIT
		PW (TSSOP)	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	98.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	31.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.8	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	43.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

–40°C ≤ T_J ≤ 125°C, 1.1 mA < I_{VCC} < 10 mA, V_(UVEN) = 2 V, V_(OV) = V_(SNS) = V_(D) = 0 V, V_(SS) = GATEx = Hi-Z, V_(TMR) = 0 V, V_{Vref,PG} = V_{PROG} = Hi-Z; All pin voltages are relative to VEE (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VCC – Clamped Supply						
V _(UVLO_VCC)	UVLO on VCC	rising	9	9.5	10	V
V _(UVLO_VCC,hyst)	UVLO hysteresis on VCC	hysteresis	1			V
V _(VCC)	VCC regulation	1.1< I _(VCC) < 10 mA (current into VCC)	12	14.5	18	V
I _Q	Quiescent Current	V _{VCC} = 10 V. Off	1			mA
		V _{VCC} = 10 V. On	1			mA
		V _{VCC} = 10 V, Gate in regulation	1.1			mA
UVEN – Under Voltage and Enable						
V _(UVEN_T)	Threshold voltage for V _(UVEN)		0.985	1	1.015	V
I _(UV_hyst)	Hysteresis current, sourcing from UV pin	V _{UV} = 1.5 V	9	10	11.2	μA
OV – Over Voltage						
V _(OV_T)	Threshold voltage for V _{OV}		0.98	1	1.02	V
I _(OV_hyst)	Hysteresis current, sourcing from OV pin	V _{OV} = 1.5 V	9	10	11.2	μA
TMR – Timer						
V _{TMR}	Voltage on timer when part times out.	V _D = 0 V, TMR ↑, measure V _{TMR} when V _{GATE} = 0	1.47	1.5	1.53	V
V _{TMR2}	Voltage on timer when part times out.	V _D = 1 V, TMR ↑, measure V _{TMR} when V _{GATE} = 0	0.735	0.75	0.765	V
I _{TMR,SRs}	Timer Sourcing current when in fault condition or when retrying.	V _{SNS} = 0.1 V, V _D = 0 V, V _{TMR} = 0 V, measure I out from TMR	9	10	11	μA
		V _{SNS} = 0.1 V, V _D = 2 V, V _{TMR} = 0 V, measure I out from TMR	45	50	55	μA
I _{TMR,SNC}	Timer sinking current when not in fault condition.	V _{SNS} = 0 V, V _D = 0 V, V _{TMR} = 2 V,	1.5	2	2.5	μA
V _{TMR,RETRY}	Voltage on timer when the timer starts going back up in retry. Retry version only.	V _{SNS} = 0 V, V _D = 0 V, TMR ↑ = 2 V, TMR ↓, measure V _{TMR} when I into TMR change polarity	0.475	0.5	0.525	V
N _{RETRY}	Number of retry duty cycles. Retry version only.		64			
D _{RETRY}	Retry duty cycle. Retry version only.		0.4%			
I _{GATE,TIMER}	Gate Sourcing Current Threshold When timer starts to run.	V _G = 5 V, V _D = 2 V, V _{SNS} ↑, measure I _{GATE} when TMR sources current	5	10	15	μA
V _{SNS,TMR1}	Sense Voltage when Timer starts to run.	V _D = 2 V, V _{TMR} = 0 V, V _G = 5 V; V _{SNS} ↑, measure V _{SNS} when TMR sources current	1.5	2.5		mV
V _{SNS,TMR2}	Sense Voltage when Timer starts to run.	V _D = 0 V, V _{TMR} = 0 V , V _G = 5 V; V _{SNS} ↑, measure V _{SNS} when TMR sources current	23.25	24.5		mV
SNS – Sense Pin For Current Limit						
I _{SNS,LEAK}	Leakage current on sense pin		-2		2	μA
V _{SNS,CL1}	PROG = Float	V _{TMR} = 0 V. V _{GATE} = 5 V. V _D = 0 V, V _{SNS} ↑, measure when I _{GATE} = 0;	24	25	26	mV
	PROG = VEE		38	40	42	mV
V _{SNS,FST}	PROG = FLOAT	V _{TMR} = 0 V. V _{GATE} = 5 V. V _D = 0 V, V _{SNS} ↑,measure when I _{GATE} > 100 mA	45	50	55	mV
	PROG = VEE		72	80	88	mV
	R _{PROG} = 78.7kΩ		110	120	130	mV
	R _{PROG} = 162 kΩ		68	75	82	mV

Electrical Characteristics (continued)

–40°C ≤ T_J ≤ 125°C, 1.1 mA < I_{VCC} < 10 mA, V_(UVEN) = 2 V, V_(OV) = V_(SNS) = V_(D) = 0 V, V_(SS) = GATE_{EX} = Hi-Z, V_(TMR) = 0 V, V_{Vref,PG} = V_{PROG} = Hi-Z; All pin voltages are relative to VEE (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{SNS,CL2}	Fold Back Current Limit	V _{TMR} = 0 V, V _{GATE} = 5 V, V _D = 5 V, V _{SNS} ↑, measure when I _{GATE} = 0;	2.25	3	3.75	mV
V _{SNS,FST2}	Fast Trip during start-up	V _{TMR} = 0 V, V _{GATE} = 5 V, V _D = 5 V, V _{SNS} ↑, Measure when I _{GATE} > 100 mA	6	9	12	mV
PROG – Programing Pin to Set Current Limit (CL) and Fast Trip						
I _{PROG}	PROG pin current		7.9	10.1	12	μA
V _{PROG,LOW}	Prog pin voltage	Threshold on V _{PROG} , where the fast trip setting changes from 80mV to 120mV.			0.48	V
V _{PROG,MID}	Prog pin voltage	Threshold on V _{PROG} , where the current limit setting changes from 25mV to 40mV.	0.94	1.23	1.51	V
V _{PROG,High}	Prog pin voltage	Threshold on V _{PROG} , where the fast trip setting changes from 80mV to 120mV.	2.4			V
GATE – Gate Drive for Main Hot Swap FET						
V _(VCC-GATE)	Output gate voltage	V _(SNS) = 0 V			1	V
I _(GATE,SRS,NORM)	Sourcing Current during normal operation.	V _(TMR) = 0 V, V _(GATE) = 8 V, V _D = 0 V, V _(SNS) = 0 V	250	400		μA
I _(GATE,SRS,START)	Sourcing Current during start-up	V _(TMR) = 0 V, V _(GATE) = 5 V, V _D = 0 V, V _(SNS) = 0 V	15	20	25	μA
I _(GATE,wkpd)	Weak pull down current	V _(SNS) = 0 V, V _{UVEN} = 0 V	3	5	7	mA
I _(GATE,FST)	Fast Pull down current with 10mV overdrive		0.4	1	1.5	A
GATE2 – Gate Drive for Auxiliary Hot Swap FET						
V _(VCC-GATE2)	Output gate voltage	V _(SNS) = 0 V			1	V
I _(GATE2,wkpd)	weak pull down	V _{GATE} = 0 V		5		mA
I _(GATE2,SRC)	Sourcing Current			50		μA
I _{GATE2,FST}	Fast Pull down current with 10 mV overdrive		0.4	1	1.5	A
V _{GATE,TH}	Threshold on V _{GATE} when GATE2 turns on	Raise V _{GATE} , measure when V _{GATE2} comes up.	6.25	7.25	8	V
V _{GATE,TH,hyst}	Hysteresis of threshold on V _{GATE} when GATE2 turns on	hysteresis		0.5		V
D – Drain Sense						
R _(D,INT)	Resistance from the drain pin to GND.		28.5	30	31.5	kΩ
V _(D,CL_SW)	Voltage on drain that switches between two current limits	V _(TMR) = 0 V, V _(GATE) = 5 V, V _(SNS) = 20 mV, D ↑, measure V when I _(GATE) = 0	1.46	1.5	1.54	V
V _(D,TMR_SW)	Voltage on drain that switches the V _{TMR} threshold.	V _(TMR) = 1 V, V _(GATE) = 5 V, V _(SNS) = 20 mV, D ↑, measure V when I _(GATE) = 0	0.73	0.75	0.77	V
V _(D,TMR_SW,hyst)	hysteresis for V _(D,TMR,SW)	hysteresis		75		mV
SS (Soft Start)						
I _(SS,PD)	Pull down current when not in inrush	V _{SS} = 5 V	100			mA
R _(SS,GATE)	Resistance between GATE and SS in the start-up phase			80		Ω
Vref/PG						
V _{Vref/PG}	Reference output	0 < I _{Vref/PG} < 800 μA	4	4.9	5.5	V

Electrical Characteristics (continued)

$-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$, $1.1\text{ mA} < I_{VCC} < 10\text{ mA}$, $V_{(UVEN)} = 2\text{ V}$, $V_{(OV)} = V_{(SNS)} = V_{(D)} = 0\text{ V}$, $V_{(SS)} = \text{GATEx} = \text{Hi-Z}$, $V_{(TMR)} = 0\text{ V}$, $V_{Vref,PG} = V_{PROG} = \text{Hi-Z}$; All pin voltages are relative to VEE (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{GATE2,PG}		Raise GATE2 until V _{ref} /PG goes high	6.5	7.25	8	V
I _{V_{ref}/PG}	V _{V_{ref}/PG} SC current	V _{ref} /PG ON, V _{V_{ref}/PG} (shorted)	2			mA
OTSD (Over Temperature Shut Down)						
T _{SD}	Shutdown temperature	Temp Rising	135	155	175	°C
T _{SD,hyst}	Shutdown temperature Hysteresis		8			°C


6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VCC – Clamped Supply						
t_{ID}	Insertion Delay	V_{VCC} : 0 V \rightarrow 10 V, measure delay before V_{GATE} \uparrow		32		ms
UVEN						
$T_{UV,degl}$	Deglintch on UVEN			4		μ s
OV						
$T_{OV,degl}$	Deglintch on OV			4		μ s
SNS						
$T_{SNS,FST,R}$ ESP	Response time to large over current	V_{SNS} steps from 0 mV to 60 mV. Measure time for GATE and GATE2 to come down.		300		ns
Vref/PG						
$t_{Vref/PG,DEGL}$	Deglintch of Vref/PG. (GATE2 = unloaded, raise GATE, measure delay between GATE and Vref/PG)	Power Good \uparrow ($V_{(GATE)}$ 0 V \rightarrow 10 V) Look for Vref/PG \uparrow		1		ms
		Power Good \downarrow ($V_{(GATE)}$ 10 V \rightarrow 0 V) Look for Vref/PG \downarrow		32		ms


6.7 Typical Characteristics

Unless otherwise noted: $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$, $1.1\text{ mA} < I_{\text{VCC}} < 10\text{ mA}$, $V_{(\text{UVEN})} = 2\text{ V}$, $V_{(\text{OV})} = V_{(\text{SNS})} = V_{(\text{D})} = 0\text{ V}$, $V_{(\text{SS})} = \text{GATEx} = \text{Hi-Z}$, $V_{(\text{TMR})} = 0\text{ V}$, $V_{\text{Vref/PG}} = V_{\text{PROG}} = \text{Hi-Z}$;



I_{VCC} injected into VCC pin

Figure 1. VCC Regulation Voltage vs Current and Temperature



$V_{\text{VCC}} = 10\text{ V}$, Regulation is current limit

Figure 2. I_q vs Temperature and Operating Condition




Figure 3. I_{SNS} Current Vs Temperature




Figure 4. $V_{\text{Vref/PG}}$ vs Temperature and I_{VREF}




Figure 5. $V_{\text{VCC-GATE}}$ vs Temperature

7 Parameter Measurement Information

7.1 Relationship between Sense Voltage, Gate Current, and Timer

The diagram below illustrates the relationship between the V_{SNS} (voltage across R_{SNS}), Gate current, and the timer operation. The diagram is intended to help explain the various parameters in the electrical characteristic table and is not drawn to scale.

Note that I_{GATE} reduces as the sense voltage approaches the current limit threshold and it equals zero at the current limit regulation point. To ensure that the timer always runs when the IC is in regulation the timer starts at a slightly positive I_{GATE} .





Figure 6. Relationship Between Timer, Gate Current, and Sense Voltage ($V_{GATE} = 5\text{ V}$)

8 Detailed Description

8.1 Overview

The TPS23521 is a high performance hot swap controller that enables high power telecom systems to comply with stringent transient requirements. The soft start cap disconnect allows soft start at start-up and disconnects the soft start cap during normal operation. This allows for the use of smaller hot swap FETs without hurting the transient response. GATE2 is a second hot swap FET driver, which only turns ON when the main hot swap FET is fully on. Thus the FETs driven by GATE2 don't need to have strong SOA. This saves space and BOM cost in high power applications that require multiple hot swap FETs. The 400 μ A sourcing current allows fast recovery, which helps to avoid system resets during lightning surge tests. The dual current limit makes it easier to pass brown outs and input steps such as required by the ATIS 0600315.2013. Finally, the TPS23521 offers accurate under voltage and over voltage protection with programmable thresholds and hysteresis.

8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Current Limit

The TPS23521 utilizes two current limit thresholds:

- I_{CL1} – also referred to as high current limit threshold, which is used when the V_{DS} of the hot swap FET is low.
- I_{CL2} – lower current limit threshold, which is used when the V_{DS} of the hot swap FET is high.

This dual level protection scheme ensures that the part has a higher chance of riding out voltage steps and other transients due to the higher current limit at low V_{DS} , while protecting the MOSFET during start into short and hot-short events, by setting a lower current limit threshold for conditions with high V_{DS} . The transition threshold is programmed with a resistor that is connected from the drain of the hot swap FET to the D pin of the TPS23521. The figure below illustrates an example with a I_{CL1} set to 25 A and I_{CL2} set to 3 A. Note that compared to a traditional SOA protection scheme this approach allows better utilization of the SOA in the $10\text{ V} < V_{DS} < 40\text{ V}$ range, which is critical in riding through transients and voltage steps.

Note that in both cases the TPS23521 regulated the gate voltage to enforce the current limit. However, this regulation is not very fast and doesn't offer the best protection against hot-shorts on the output. To protect in this scenario a fast comparator is used, which quickly pulls down the gate in case of severe over current events (2x bigger than V_{CL1}).




Figure 7. Dual Current Limit vs FET Power Limit

8.3.1.1 Programming the CL Switch-Over Threshold

The V_{DS} threshold when the TPS23521 switches over from I_{CL1} to I_{CL2} ($V_{D,SW}$) can be computed using Equation 1. For example, if a 15-V switch over is desired, R_D should be set to 270 k Ω .

$$V_{D,SW} = \frac{1.5\text{ V} \times (30\text{ k}\Omega + R_D)}{30\text{ k}\Omega} \quad (1)$$

8.3.1.2 Setting Up the PROG Pin

The PROG pin can be tied to VEE, left floating, or tied to VEE through a resistor to adjust $V_{SNS,CL1}$ and the ratio of fast trip to current limit. The options are set as follows:

- **PROG = NC or Float:** $V_{SNS,CL1} = 25\text{ mV}$, $V_{SNS,FST}$ is $2 \times V_{SNS,CL1}$
- **$R_{PROG} = 196\text{ k}\Omega$ (1%):** $V_{SNS,CL1} = 25\text{ mV}$, $V_{SNS,FST}$ is $3 \times V_{SNS,CL1}$

Feature Description (continued)

- $R_{\text{PROG}} = 66.5 \text{ k}\Omega$ (1%): $V_{\text{SNS,CL1}} = 40 \text{ mV}$, $V_{\text{SNS,FST}}$ is $3 \times V_{\text{SNS,CL1}}$
- $\text{PROG} = \text{VEE}$: $V_{\text{SNS,CL1}} = 40 \text{ mV}$, $V_{\text{SNS,FST}}$ is $2 \times V_{\text{SNS,CL1}}$

8.3.1.3 Programming CL1

The current limit at low V_{DS} (I_{CL1}) of the TPS23521 can be computed using [Equation 2](#) below.

$$I_{\text{CL1}} = \frac{V_{\text{SNS,CL1}}}{R_{\text{SNS}}} \quad (2)$$

To compute I_{CL1} for a 1-m Ω sense resistor use [Equation 3](#) below.

$$I_{\text{CL1}} = \frac{V_{\text{SNS,CL1}}}{R_{\text{SNS}}} = \frac{25 \text{ mV}}{1 \text{ m}\Omega} = 25 \text{ A} \quad (3)$$

8.3.1.4 Programming CL2

The current limit at high V_{DS} (I_{CL2}) of the TPS23521 can be computed using [Equation 4](#) below.

$$I_{\text{CL2}} = \frac{V_{\text{SNS,CL2}}}{R_{\text{SNS}}} \quad (4)$$

To compute I_{CL2} for a 1-m Ω sense resistor use [Equation 5](#) below.

$$I_{\text{CL2}} = \frac{V_{\text{SNS,CL2}}}{R_{\text{SNS}}} = \frac{3 \text{ mV}}{1 \text{ m}\Omega} = 3 \text{ A} \quad (5)$$

8.3.2 Soft Start Disconnect

The inrush current into the output capacitor (C_{OUT}) can be limited by placing a capacitor between the SS (Soft Start) pin and the drain of the hot swap MOSFET. In that case the inrush current can be computed using equation below.

$$I_{\text{INR}} = \frac{C_{\text{OUT}} \times I_{\text{GATE,SRS,START}}}{C_{\text{SS}}} = \frac{660 \text{ }\mu\text{F} \times 20 \text{ }\mu\text{A}}{33 \text{ nF}} = 0.4 \text{ A} \quad (6)$$

Note that with most hot swap the C_{SS} pin is tied simply to the gate pin, but this can interfere with performance during normal operation if transients or short circuits are encountered. In addition the C_{SS} capacitor tends to pull up the gate during hot plug and cause shoot through current if it is always tied to the gate. For that reason the TPS23521 has a disconnect switch between the gate pin and the SS pin as well as a discharge resistor. During the initial hot plug and during the insertion delay the switch between SS and GATE is open and SS is being discharged to GND through a resistor. Then during start-up SS and GATE are connected to limit the slew rate. Once in normal operation the SS pin is not tied to GATE and it is not shorted to GND, which prevents it from interfering with the operation during transients.

Feature Description (continued)




Figure 8. Implementation of SS Disconnect

8.3.3 Timer

Timer is a critical feature in the hot swap, which manages the stress level in the MOSFET. The timer will source and sink current into the timer capacitor as follows:

- Not in current limit: sink 2 μ A
- If the part is in current limit and $V_{GATE} < V_{GATE,TH}$, the timer sources current as follows:
 - $V_D < V_{D,CL_SW}$: source 10 μ A
 - $V_D > V_{D,CL_SW}$: source 50 μ A

The TPS23521 times out and shuts down the hot swap as follows.

- If $V_D < V_{D,TMR_SW}$ then the hot swap times out when V_{TMR} reaches 1.5 V.
- If $V_D > V_{D,TMR_SW}$ then the hot swap times out when V_{TMR} reaches 0.75 V.

The above behavior maximizes the ability of the hot swap to ride out voltage steps, while ensuring that the FET remains safe even if the part can not ride out a voltage step.

A cool down period follows after the part times out. During this time the timer performs the following:

- Discharge C_{TMR} with a 2- μ A current source until 0.5 V
- Charge C_{TMR} with a 10- μ A current source until it is back to 1.5 V.
- Repeat the above 64 times
- Discharge timer to 0 V.

The part attempts to restart after finishing the above. If the UVEN signal is toggled while the 64 cycles are in progress the part restarts immediately after the 64 cycles are completed.

The timer operates as follows when recovering from POR:

- If $V_{TMR} < 0.5$ V:
 - Proceed to regular startup
 - Do not discharge V_{TMR}
- If $V_{TMR} > 0.5$ V:
 - Go through 64 charge/discharge cycles
 - Discharge V_{TMR}
 - Proceed to startup

The Time Out (T_{TO}) can be computed using the equations below. Note that the time out depends on the V_{DS} of the MOSFET.

Feature Description (continued)

$$T_{TO} = \frac{C_{TMR} \times V_{TMR}}{I_{TMR,SRS}} \quad (7)$$

$$T_{TO}(V_D < 0.75 \text{ V}) = \frac{C_{TMR} \times 1.5 \text{ V}}{10 \mu\text{A}} \quad (8)$$

$$T_{TO}(0.75 \text{ V} < V_D < 1.5 \text{ V}) = \frac{C_{TMR} \times 0.75 \text{ V}}{10 \mu\text{A}} \quad (9)$$

$$T_{TO}(V_D > 1.5 \text{ V}) = \frac{C_{TMR} \times 0.75 \text{ V}}{50 \mu\text{A}} \quad (10)$$

8.3.4 Gate 2

The TPS23521 features a second hot swap Gate drive, which can be used to save BOM cost and size in applications that require multiple hot swap MOSFETs. The 2nd MOSFET is only turned ON when the main FET is enhanced. As a result the 2nd MOSFET doesn't operate with large current and large voltage across it, thus reducing the SOA requirements. In many cases a 5x6 QFN FET can replace a D²PACK FET. The following figures show the operation during start-up and Hot Short event. It can be seen that the second FET is OFF during stressful operation and turns on during normal operation to improve steady state efficiency and reduce power losses.




Figure 9. Gate 2 Operation During Start-Up

Feature Description (continued)




Figure 10. Gate2 Operation During Hot Short

8.4 Device Functional Modes




Figure 11. Simplified Hot Swap State Machine

The Figure above shows a simplified state machine of the hot swap controller. It has 4 distinct operating states and the controller switches between these states based on the following signals:

- Ving_rc:** This means that both the input voltage is in the right range and the IC has power with Vcc. A 4-μs delay is added for deglitching. If the input voltage is above the OV threshold, input voltage is below the UV threshold, or VCC is below its internal UVLO, Ving_rc will be low.
- TimeOut:** This signal comes from the timer block and will be asserted Hi if the IC has timed out due to an over-current condition. This signal is also Hi while the timer is going through the restart cycles. Once the cycles are completed this signal will go Low.

Device Functional Modes (continued)

- **ins_over:** This signal states that the insertion delay has been completed and the hot swap is ready to start-up.
- **FT:** this is the fast trip signal coming from the fast trip comparator. It goes Hi if an extreme over current event is detected.
- **PG:** Internal Power good signal. This is high when the hot swap is fully on and the load can draw full power. For PG to be Hi, the GATE has to be Hi, GATE2 needs to be Hi, and the drain pin needs to be below 0.75 V.
- **PG_degl:** This is a deglitched version of the PG and is the signal used to move between states and controls the external PGb pin.

8.4.1 OFF State

In this state the hot swap FET is turned off and the controller is waiting to start-up. The controller can be in this state due to any of these scenarios:

- Input voltage is not in the valid range.
- The hot swap is in the cool down state and the timer is going through the retry cycle after a fault condition such as output hot short or over current.
- VCC is below its UVLO threshold and the IC doesn't have enough power to operate properly.

8.4.2 Insertion Delay State

In this state the hot swap FET is turned off and the controller is waiting for the insertion delay to finish. This allows the input supply to settle after a Hot Plug. If any of the following occur, the controller will be kicked back to the OFF state:

- Input voltage is not in the valid range.
- VCC is below its UVLO threshold and the IC doesn't have enough power to operate properly.

Once the insertion delay is finished, the controller will move to the Start-up state.

8.4.3 Start-up State

In this state the controller is turning on and charging the output cap. The operation is set as follows:

- The SS pin is internally connected to the GATE pin to allow for output dv/dt control.
- Lower gate sourcing current is applied to the GATE pin to allow for smaller SS caps.
- The lower current limit setting of $V_{SNS,CL2}$ and a lower fast trip setting of $V_{SNS,FST2}$ is used to minimize the MOSFET stress in case of a fault condition.

If any of the following occur, the controller will be kicked back to the OFF state:

- Input voltage is not in the valid range.
- The timer times out due to over-current.
- VCC is below its UVLO threshold and the IC doesn't have enough power to operate properly.
- Fast trip is triggered.

Once the PG_degl signal goes Hi, the controller will move to the Normal Operation state.

8.4.4 Normal Operation State

In this state the hot swap is fully on and the operation is set as follows:

- The SS pin is disconnected from the GATE pin to improve transient response.
- The full gate sourcing current is used to improve transient response.
- The current limit and fast trip threshold are a function of the D pin to optimize the transient response while protecting the MOSFET.

If any of the following occur, the controller will be kicked back to the OFF state:

- PG_degl goes low.
- The timer times out due to over-current.
- VCC is below its UVLO threshold and the IC doesn't have enough power to operate properly.

Device Functional Modes (continued)

Note that if the input voltage is outside the valid range or the fast trip is triggered, the hot swap FET will turn off, but the controller will not exit the Normal Operation state. In this case the PG signal would go low immediately. If this condition persists, the PG_degl will go low as well and the controller would move to the OFF state. This operation prevents the controller from re-starting the system during quick transients.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS23521 is a hot swap controller for –48-V applications and is used to manage inrush current and protect downstream circuitry and the upstream bus in case of fault conditions. The following key scenarios should be considered when designing a –48-V hot swap circuit:

- Start Up.
- Output of a hot swap is shorted to ground while the hot swap is on. This is often referred to as a Hot Short.
- Powering up a board when the output and ground are shorted. This is usually called a start-into-short.
- Input lightning surge. Here it is usually desired to avoid damage to downstream circuitry and to avoid system restarts.

These scenarios place a lot of stress on the hot swap MOSFET and the board designer should take special care to ensure that the MOSFET stays within it's Safe Operating Area (SOA) under all of these conditions. A detailed design example is provided below and the key equations are written out. Note that solving all of these equations by hand is cumbersome and can result in errors. Instead, TI recommends using the TPS2352X Design Calculator provided on the product page.

9.2 Typical Application




Figure 12. Application Diagram for Design Example

Typical Application (continued)

9.2.1 Design Requirements

The table below summarizes the design parameters that must be known before designing a hot swap circuit. When charging the output capacitor through the hot swap MOSFET, the FET's total energy dissipation equals the total energy stored in the output capacitor ($1/2CV^2$). Thus both the input voltage and output capacitance will determine the stress experienced by the MOSFET. The maximum load power will drive the current limit and sense resistor selection. In addition, the maximum load current, maximum ambient temperature, and the thermal properties of the PCB ($R_{\theta CA}$) will drive the selection of the MOSFET's $R_{DS(on)}$ and the number of MOSFETs used. $R_{\theta CA}$ is a strong function of the layout and the amount of copper that is connected to the drain of the MOSFET. Air cooling will also reduce $R_{\theta CA}$ substantially. Finally, it's important to know what transients the circuit has to pass in order to size up the input protection accordingly.

Table 1. Design Requirements for a –38 V to –60 V, 400-W Protection Circuit

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	–36 V to –72 V
Maximum Load Power	1200 W
Output Capacitance	4 x 330 μ F
Location of Output Cap	After EMI filter.
Maximum Ambient Temperature	65°C
MOSFET $R_{\theta CA}$ (function of layout)	20°C/W
Pass "Hot-Short" on Output?	Yes
Pass a "Start into short"?	Yes
Is the load off until PG asserted?	Yes

9.2.2 Detailed Design Procedure

9.2.2.1 Selecting R_{SNS}

Before selecting R_{SNS} , first compute the maximum load current. For this example the worst case load current happens at the minimum input voltage of 36 V. Thus the maximum current is $1200 \text{ W}/36 \text{ V} = 33.3 \text{ A}$. To provide some margin, set the target current limit to 36.6 A (10% higher). Set $V_{SNS,CL1}$ to 40mV by tying the PROG pin to VEE and compute R_{SNS} using equation below:

$$R_{SNS,CLC} = \frac{V_{SNS,CL1}}{I_{CL1}} = \frac{40 \text{ mV}}{36.6 \text{ A}} = 1.1 \text{ m}\Omega \quad (11)$$

Use next available R_{SNS} of 1 m Ω .

9.2.2.2 Selecting Soft Start Setting: C_{SS} and $C_{SS,VEE}$

First, compute the minimum inrush current where the timer will trip using equation below.

$$I_{INR,TMR,min} = \frac{V_{SNS,TMR2,min}}{R_{SNS}} = \frac{1.5 \text{ mV}}{1 \text{ m}\Omega} = 1.5 \text{ A} \quad (12)$$

To avoid running the timer the inrush current needs to be sufficiently low. Target 0.5 A of inrush current to allow margin, and compute the target C_{SS} using equation below. Note that a 10% total tolerance capacitance was assumed on C_{out} .

$$C_{SS} = \frac{C_{OUT,MAX} \times I_{GATE,SRS,START}}{I_{INR,TGT}} = \frac{1452 \text{ }\mu\text{F} \times 20 \text{ }\mu\text{A}}{0.5 \text{ A}} = 58.08 \text{ nF} \quad (13)$$

Chose C_{SS} close to 58 nF. For this example 55 nF was used, which assumes a 33 nF and 22 nF cap in parallel. This results in an inrush current of 0.53 A at max C_{OUT} (1452 μ F) and inrush current of 0.48 A at typical C_{OUT} (1320 μ F). Also it is recommended to add a capacitor between the soft start pin and VEE ($C_{SS,VEE}$) to improve immunity to input voltage noise during soft start. It's recommended to chose a capacitor that's 3x larger than C_{SS} . In this case a 150 nF capacitor was chosen.

Finally the start-up time at maximum input voltage can be computed using the equation below:

$$T_{\text{START}}(V_{\text{IN,MAX}}) = \frac{C_{\text{SS}} \times V_{\text{IN,MAX}}}{I_{\text{GATE,SRS,START}}} = \frac{55 \text{ nF} \times 72 \text{ V}}{20 \text{ } \mu\text{A}} = 198 \text{ ms} \quad (14)$$

9.2.2.3 Selecting V_{DS} Switch Over Threshold

The V_{DS} threshold where the current limit switches from CL1 to CL2 can be programmed using R_{D} . In general a higher threshold improves ability to ride through voltage steps, brown outs, and other transients. However, a larger setting can also expose the MOSFET to more stress, because the larger current limit is now allowed at higher V_{DS} voltages. If there are no specific voltage step requirements, 20 V is a good starting point. Use the equation below to compute the target R_{D} .

$$R_{\text{D}} = 30 \text{ k}\Omega \times \left(\frac{V_{\text{DS,SW}}}{1.5 \text{ V}} - 1 \right) = 370 \text{ k}\Omega \quad (15)$$

9.2.2.4 Timer Selection

The timer determines how long the hot swap can be in current limit before timing out and can be programmed using C_{TMR} . In general a longer time out (T_{TO}) improves ability to ride through voltage steps, brown outs, and other transients. However, a larger setting can also expose the MOSFET to more stress, because it takes longer for the FET to shut down during fault conditions. If there are no specific voltage step or transient requirements, 2 ms is a good starting point. Use the equation below to compute the target C_{TMR} . Choose the next available capacitor value of 15 nF, which results in a 2.25 ms time out.

$$C_{\text{TMR}} = \frac{T_{\text{TO}} \times I_{\text{TMR,SRS}}}{V_{\text{TMR}}} = \frac{2 \text{ ms} \times 10 \text{ } \mu\text{A}}{1.5 \text{ V}} = 13.3 \text{ nF} \quad (16)$$

9.2.2.5 MOSFET Selection and SOA Checks

When selecting MOSFETs for the –48 V application the three key parameters are: V_{DS} rating, $R_{\text{DS(on)}}$, and safe operating area (SOA). For this application the PSMN4R8-100BSE was selected as the Main hot swap FET (Q_1) to provide a 100 V V_{DS} rating, low $R_{\text{DS(on)}}$, and great SOA. Since this is a high power application 2 CSD19532Q5B FETs were used as auxiliary FETs (Q_2) to reduce steady state power dissipation. After selecting the MOSFET, it is important to double check that it has sufficient SOA to handle the key stress scenarios: start-up, output Hot Short, and Start into Short. MOSFET's SOA is usually specified at a case temperature of 25°C and should be derated based on the maximum case temperature expected in the application.

First, compute how much current will flow through Q_1 using a current division formula shown below. For this example the FET $R_{\text{DS(on)}}$ at 100°C was used. $R_{\text{DS(on)}}$ of Q_1 ($R_{\text{DS(on)1}}$) is 4.8 mΩ (PSMNR8-100BSE max $R_{\text{DS(on)}}$ at 25°C) \times 1.8 (temperature coefficient), which equals 8.64 mΩ. $R_{\text{DS(on)}}$ of Q_2 ($R_{\text{DS(on)2}}$) is 4.9 mΩ (CSD19532Q5B max $R_{\text{DS(on)}}$ at 25°C) \times 1.6 (temperature coefficient), which equals 7.84 mΩ.

$$I_{\text{Q1,MAX}} = I_{\text{LOAD,MAX}} \times \frac{\frac{R_{\text{DS(on)2}}}{N_2}}{\frac{R_{\text{DS(on)2}}}{N_2} + R_{\text{DS(on)1}}} = \frac{\frac{7.84 \text{ m}\Omega}{2}}{\frac{7.84 \text{ m}\Omega}{2} + 8.64 \text{ m}\Omega} \times 33.3 \text{ A} = 10.4 \text{ A} \quad (17)$$

Next the maximum temperature of Q_1 can be computed using the equations below.

$$T_{\text{C,MAX}} = T_{\text{A,MAX}} + R_{\theta\text{CA}} \times (I_{\text{Q1,MAX}})^2 \times R_{\text{DS(on)}}(T_{\text{J}}) \quad (18)$$

$$T_{\text{C,MAX}} = 65^\circ\text{C} + 20^\circ\frac{\text{C}}{\text{W}} \times (10.4 \text{ A})^2 \times 8.64 \text{ m}\Omega = 83.7^\circ\text{C} \quad (19)$$

Next the stress the MOSFET will experience during operation should be compared to the FETs capability. First, consider the power up. The inrush current with max C_{OUT} will be 0.53 A and the inrush will last for 198 ms. Note that the power dissipation of the FET will start at $V_{IN,MAX} \times I_{INR}$ and reduce to zero as the V_{DS} of the MOSFET is reduced. The SOA curve of a typical MOSFET assume the same power dissipation for a given time. A conservative approach is to assume an equivalent power profile where $P_{FET} = V_{IN,MAX} \times I_{INR}$ for $t = T_{start-up} / 2$. In this instance, the SOA can be checked by looking at a 72 V, 0.53 A, 99 ms pulse. Based on the SOA of the PSMN4R8-100BSE, it can handle 72 V, 3 A for 10 ms and it can handle 72 V, 1.3 A for 100 ms. The SOA at $T_C = 25^\circ\text{C}$ for 99 ms can be extrapolated by approximating SOA vs time as a power function as shown in equations below:

$$I_{SOA}(t) = a \times t^m \quad (20)$$

$$m = \frac{\ln\left(\frac{I_{SOA}(t_1)}{I_{SOA}(t_2)}\right)}{\ln\left(\frac{t_1}{t_2}\right)} = \frac{\ln\left(\frac{3\text{ A}}{1.3\text{ A}}\right)}{\ln\left(\frac{10\text{ ms}}{100\text{ ms}}\right)} = -0.36 \quad (21)$$

$$a = \frac{I_{SOA}(t_2)}{t_2^m} = \frac{1.3\text{ A}}{(100\text{ ms})^{-0.36}} = 6.82\text{ A} \times (\text{ms})^{0.36} \quad (22)$$

$$I_{SOA}(99\text{ ms}, 25^\circ\text{C}) = 6.82\text{ A} \times (\text{ms})^{0.36} \times (99\text{ ms})^{-0.36} = 1.3\text{ A} \quad (23)$$

Finally, the FET SOA needs to be derated based on the maximum case temperature as shown below. Note that the FET can handle 0.79 A, while it will have 0.53 A during start-up. Thus there is a lot of margin during this test condition.

$$I_{SOA}(99\text{ ms}, T_{C,MAX}) = 1.3\text{ A} \times \frac{175^\circ\text{C} - 83.7^\circ\text{C}}{175^\circ\text{C} - 25^\circ\text{C}} = 0.79\text{ A} \quad (24)$$

A similar approach should be taken to compute the FETs SOA capability during a Hot Short and start into short. As shown in the following figure, during a start into short the gate is coming up very slowly due to a large capacitance tied to the gate through the SS pin. Thus it is more stressful than a Hot Short and should be used for worst case SOA calculations. To compare the FET stress during start-up into short to the SOA curves the stress needs to be approximated as a square pulse as showing in the figure below. In this example, the stress is approximated with a 1.3 ms (Teq), 3 A, 72 V pulse. The FET can handle 18 A, 72 V for 1 ms and 3 A, 72 V for 10 ms. Using approximation and temp derating as shown earlier, the FET's capability can be computed as 8.9 A, 72 V, for 1.3 ms at 83.7°C. 8.9 A is significantly larger than 3 A implying great margin.




Figure 13. Teq During a Start Into a Short

The final operating point to check is the operation with high current and V_{DS} just below the $V_{DS,SW}$ threshold. In this example, the time out would be 1.1ms (one half of the time out at $V_d = 0$ V), the current will be 40 A, and the voltage would be 20 V. Looking up the SOA curve, the FET can handle 100 A, 20 V for 1 ms and 40 A, 20 V for 10 ms. Repeating previously shown approximations and temp derating, the FET's capability is computed to be 58 A, 20 V, for 1.1 ms at 83.7°C. Again this is below the worst case operating point of 40 A and 20 V suggesting good margin.

9.2.2.6 EMI Filter Consideration

In this example it is assumed that the EMI filter is right after the hot swap and the bulk cap is after the EMI filter. The EMI filter adds significant inductance and needs to be accounted for. During a Hot Short, the inductor builds up significant current that needs to go somewhere after the FET opens. For that a free wheeling diode should be used along with a snubber. For this example a 150 V, SMA diode was used: STPS1150A. The snubber consisted of a 10-Ω resistor in series with a 1-μF ceramic capacitor. In addition a 0.1-μF ceramic cap was tied directly on the output.

9.2.2.7 Under Voltage and Over Voltage Settings

Both the threshold and hysteresis can be programmed for under voltage and over voltage protection. In general the rising UV threshold should be set sufficiently below the minimum input voltage and the falling OV threshold should be set sufficiently above the maximum input voltage to account for tolerances. For this example a rising UV threshold of 35 V and a falling UV threshold of 33 V was chosen as the target. First, choose R_{UV1} based on the 2 V UV hysteresis as shown below.

$$R_{UV1} = \frac{V_{UV,hyst,tgt}}{i_{UV,hyst}} = \frac{2 \text{ V}}{10 \mu\text{A}} = 200 \text{ k}\Omega \quad (25)$$

Once R_{UV1} is known R_{UV2} can be computed based on the target rising UV threshold as shown below.

$$R_{UV2} = \frac{R_{UV1}}{V_{UV,TGT,Rising} - 1 \text{ V}} = \frac{200 \text{ k}\Omega}{35 \text{ V} - 1 \text{ V}} = 5.88 \text{ k}\Omega \quad (26)$$

The OV setting can be programmed in a similar fashion as shown in equations below.

$$R_{OV1} = \frac{V_{OV,hyst,tgt}}{i_{OV,hyst}} = \frac{2 \text{ V}}{10 \mu\text{A}} = 200 \text{ k}\Omega \quad (27)$$

$$R_{OV2} = \frac{R_{OV1}}{V_{OV,TGT,Rising} - 1 \text{ V}} = \frac{200 \text{ k}\Omega}{76 \text{ V} - 1 \text{ V}} = 2.67 \text{ k}\Omega \quad (28)$$

Optional filtering capacitors can be added to the UV and OV to improve immunity to noise and transients on the input bus. These should be tuned based on system requirements and input inductance. In this example place holders were added to the PCB, but the components were not populated.

9.2.2.8 Choosing R_{VCC} and C_{VCC}

The VCC is used as internal supply rail and is a shunt regulator. To ensure stability of internal loop a minimum of 0.1 μF is required for C_{VCC} . To ensure reasonable power on time it is recommended to keep C_{VCC} below 1 μF . R_{VCC} should be sized in such a way to ensure that sufficient current is supplied to the IC at minimum operating voltage corresponding to the falling UV threshold. To allow for some margin it is recommended that the current through R_{VCC} is at least 1.2x of $I_{Q,MAX}$ when $RTN = \text{Falling UV threshold}$ and $VCC = 10 \text{ V}$ (minimum recommended operating voltage on VCC). For this example R_{VCC} of 16.2 $\text{k}\Omega$ was used.

9.2.2.9 Power Good Interface to Downstream DC/DC

It is critical to keep the downstream DC/DC off while the hot swap is charging the bulk capacitor. This can be accomplished through the PGb pin. Note that the VEE of the hot swap and the DC/DC are different and the Power Good cannot be directly tied to the EN or UV of the DC/DC. The application circuit below provides a simple way to control the downstream converter with the PGb pin of the hot swap.




Figure 14. Interface to DC/DC

9.2.3 Application Curves




Figure 15. Start Up (Vin = 36 V)




Figure 16. Start Up (Vin = 48 V)




Figure 17. Start Up (Vin = 72 V)




Figure 18. Start Up (Showing GATE2 and Vref/PG)





Figure 19. Hot Short (Vin = 72 V, no load)



Zoomed In

Figure 20. Hot Short (Vin = 72 V, no load)

TPS23521

SLVSDX2A – SEPTEMBER 2017 – REVISED DECEMBER 2017

www.ti.com




Figure 21. Hot Short (Vin = 72V, 1.2kW load)




Figure 22. Gradual Over Current




Figure 23. Retry Behavior




Figure 24. Start Into Short (Vin = 72V)






Figure 25. Start Into Short (Zoomed in)




OR-ing circuit between surge and EVM

Figure 26. +2kV (2Ω) Lightning Surge




OR-ing circuit between surge and EVM

Figure 27. +2kV (2Ω) Lightning Surge (zoomed in)



OR-ing circuit between surge and EVM

Figure 28. -2kV (2Ω) Lightning Surge



OR-ing circuit between surge and EVM

Figure 29. -2kV (2Ω) Lightning Surge (zoomed in)

10 Power Supply Recommendations

In general, the TPS23521 is designed to have robust operation from a non-ideal –48 V bus with various transients such as the lightning surge. The IC is powered through RVCC making it more immune to supply drop outs and high voltage spikes. Regardless, TI recommends following several key precautions:

- Always test the solution with the various transients that can be encountered in the systems. This especially applies to transients that were not tested with TI's EVM.
- If large input ripple is expected during start-up, increase the ratio of $C_{SS, VEE}$ to C_{SS} to reduce input current ripple at start-up.
- Operating from large input inductance ($>40\ \mu\text{H}$) can cause instability to the current limit loop or oscillations during start-up. Add a capacitor from Gate to VEE to help stabilize the current limit loop. Add an input snubber if oscillations are observed at start-up.

11 Layout

11.1 Layout Guidelines

There are several things to keep in mind during layout of the TPS23521 circuit:

- The VEE and SNS pin need to have a Kelvin Sense connection to the sense resistor.
- The VEE trace carries current and needs to be thick and short in order to minimize IR drop and to avoid introducing current sensing error.
- It is recommended to use a net-tie to separate the power plane coming into the R_{SNS} and the Kelvin connection to VEE.
- Connect the UVEN resistor divider, OV resistor divider, and TMR cap to the "VEE" to insure maximum accuracy.
- The filtering caps on SNS should be placed as close to the IC as possible.

11.2 Layout Example




Figure 30. Layout Example

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- TPS23525EVM-815 Evaluation Module User's Guide ([SLVUB36](#))

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS23521PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23521	Samples
TPS23521PWT	ACTIVE	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23521	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS23521PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS23521PWT	TSSOP	PW	16	250	180.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS23521PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
TPS23521PWT	TSSOP	PW	16	250	210.0	185.0	35.0



4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated