

nRF7002

Product Specification

v1.0



NORDIC[®]
SEMICONDUCTOR

nRF7002 features

Key features	Applications
• Wi-Fi[®] 6 companion IC with integrated RF • Supports IEEE 802.11 ax and earlier standards (IEEE 802.11 a/b/g/n/ac) • Supports <i>Target Wake Time (TWT)</i>, <i>Orthogonal Frequency Division Multiple Access (OFDMA)</i>, <i>Basic Service Set (BSS)</i> Coloring • Supports Wi-Fi CERTIFIED 6[™], Wi-Fi CERTIFIED[™], Wi-Fi Enhanced Open[™] • Supports WPA3[™], WPA2[™], WPA[™] - Personal and Enterprise, Protected Management Frames • Supports WMM[®], WMM - Power Save, Wi-Fi Agile Multiband[™], Wi-Fi Direct[®] • Maximum output power 21 dBm • Dual-band 2.4 GHz and 5 GHz operation • Single-ended 50 Ω antenna port(s) • 191 mA @ max output power, 2.4 GHz, MCS7 ; 260 mA @ max output power, 5 GHz, MCS7 • 60 mA RX 2.4 GHz, 56 mA RX 5 GHz • SPI or QSPI host interface, 3-wire or 4-wire coexistence interface • Supply voltage range 2.9 – 4.5 V • Operating temperature range -40° C to 85° C • 6x6 mm QFN48 package	• <i>Internet of Things (IoT)</i> • Smart Home applications, including Gateways and Border Routers • Industrial IoT sensors and controllers • Sports and Fitness • Health monitor devices • Wireless Payment Terminals • Wi-Fi locationing based on SSID scanning

Contents

	nRF7002 features.	ii
1	Revision history.	5
2	About this document.	6
	2.1 Document status.	6
	2.2 Peripheral chapters.	6
	2.3 Register tables.	6
	2.3.1 Fields and values.	7
	2.3.2 Permissions.	7
3	Product overview.	8
4	Host connection.	9
5	Power and clock management.	11
	5.1 Power states.	11
	5.2 Power state operation.	12
	5.3 Clock accuracy considerations.	12
6	Software stack.	14
	6.1 Firmware updates.	16
7	Quad Serial Peripheral Interface.	17
	7.1 QSPI commands.	17
	7.2 Stream cipher.	19
	7.3 QSPI throughput.	20
8	Coexistence.	22
	8.1 Bluetooth LE/IEEE 802.15.4 timing.	23
9	OTP memory programming.	27
10	FICR - Factory Information Configuration Registers.	28
11	Recommended operating conditions.	32
12	Absolute maximum ratings.	33
13	Electrical specification.	34
14	Hardware and layout.	37
	14.1 Pin assignments.	37
	14.2 Mechanical specifications.	39
	14.3 Reference circuitry.	40
	14.3.1 Reference schematic.	40
	14.3.2 Supply sequencing requirements.	42

14.3.3 Supply system alternatives.	43
14.3.4 QSPI/SPI connections.	44
14.3.5 PCB layout example.	45
15 Ordering information.	47
15.1 Device marking.	47
15.2 Box labels.	47
15.3 Order code.	48
15.4 Code ranges and values.	49
15.5 Product options.	50
Glossary	52
Notifications related to GNU GPL Software.	55
Legal notices.	60

1 Revision history

Date	Version	Description
February 2023	1.0	First release

2 About this document

This document is organized into chapters that are based on the modules and peripherals available in the IC.

2.1 Document status

The document status reflects the level of maturity of the document.

Document name	Description
Objective Product Specification (OPS)	Applies to document versions up to 1.0. This document contains target specifications for product development.
Product Specification (PS)	Applies to document versions 1.0 and higher. This document contains final product specifications. Nordic Semiconductor ASA reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

Table 1: Defined document names

2.2 Peripheral chapters

Every peripheral has a unique capitalized name or an abbreviation of its name, e.g. TIMER, used for identification and reference. This name is used in chapter headings and references, and it will appear in the Arm Cortex Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer to identify the peripheral.

The peripheral instance name, which is different from the peripheral name, is constructed using the peripheral name followed by a numbered postfix, starting with 0, for example, TIMER0. A postfix is normally only used if a peripheral can be instantiated more than once. The peripheral instance name is also used in the CMSIS to identify the peripheral instance.

The chapters describing peripherals may include the following information:

- A detailed functional description of the peripheral.
- The register configuration for the peripheral.
- The electrical specification tables, containing performance data which apply for the operating conditions described in [Recommended operating conditions](#) on page 32.

2.3 Register tables

Individual registers are described using register tables. These tables are built up of two sections. The first three colored rows describe the position and size of the different fields in the register. The following rows describe the fields in more detail.

2.3.1 Fields and values

The **Id (Field Id)** row specifies the bits that belong to the different fields in the register. If a field has enumerated values, then every value will be identified with a unique value id in the **Value Id** column.

A blank space means that the field is reserved and read as undefined, and it also must be written as 0 to secure forward compatibility. If a register is divided into more than one field, a unique field name is specified for each field in the **Field** column. The **Value Id** may be omitted in the single-bit bit fields when values can be substituted with a Boolean type enumerator range, e.g. true/false, disable(d)/enable(d), on/off, and so on.

Values are usually provided as decimal or hexadecimal. Hexadecimal values have a 0x prefix, decimal values have no prefix.

The **Value** column can be populated in the following ways:

- Individual enumerated values, for example 1, 3, 9.
- Range of values, e.g. [0..4], indicating all values from and including 0 and 4.
- Implicit values. If no values are indicated in the **Value** column, all bit combinations are supported, or alternatively the field's translation and limitations are described in the text instead.

If two or more fields are closely related, the **Value Id**, **Value**, and **Description** may be omitted for all but the first field. Subsequent fields will indicate inheritance with '..'.

A feature marked **Deprecated** should not be used for new designs.

2.3.2 Permissions

Different fields in a register might have different access permissions enforced by hardware.

The access permission for each register field is documented in the **Access** column in the following ways:

Access	Description	Hardware behavior
RO	Read-only	Field can only be read. A write will be ignored.
WO	Write-only	Field can only be written. A read will return an undefined value.
RW	Read-write	Field can be read and written multiple times.
W1	Write-once	Field can only be written once per reset. Any subsequent write will be ignored. A read will return an undefined value.
RW1	Read-write-once	Field can be read multiple times, but only written once per reset. Any subsequent write will be ignored.
W1C	Write 1 to clear	Field can be read multiple times. Bits set to 1 clear (set to zero) the corresponding bit in the register. Bits set to 0 are ignored.
W1S	Write 1 to set	Field can be read multiple times. Bits set to 0 clear (set to zero) the corresponding bit in the register. Bits set to 1 are ignored.

Table 2: Register field permission schemes

3 Product overview

nRF7002 is a wireless companion IC that adds low-power Wi-Fi 6 capabilities to another *System on Chip (SoC)*, *Memory Protection Unit (MPU)*, or *Microcontroller Unit (MCU)* host. It implements the *Physical (PHY)* and *Medium Access Control (MAC)* layers of the 802.11 protocol stack, while the higher layers of the networking stack run on the host.

nRF7002 is compatible with IEEE 802.11ax (also known as Wi-Fi 6) and with earlier standards IEEE 802.11 a/b/g/n/ac.

nRF7002 has been designed for *IoT* applications, and is ideal for adding modern Wi-Fi 6 capabilities to existing *Bluetooth®* Low Energy, *Thread®*, or *Zigbee®* systems.

Nordic Semiconductor provides reference host support implementations for nRF52840 and nRF5340, but nRF7002 may also be used with other hosts with sufficient processing and memory capacity. It connects to the host SoC or MCU through a *Serial Peripheral Interface (SPI)* or *Quad Serial Peripheral Interface (QSPI)* serial interface (which can optionally be encrypted) and supports coexistence with other radio protocols through a dedicated 3-wire or 4-wire coexistence interface.

nRF7002 supports dual-band 2.4 GHz and 5 GHz band operation. The antenna ports are single-ended 50 Ω.

nRF7002 supports 20 MHz wide channels, 1x1 *Single-Input Single-Output (SISO)* operation and can deliver a PHY data rate of 86 Mbps (MCS7). It supports Station and Wi-Fi Direct operation modes as well as *Software Enabled Access Point (SoftAP)* (Wi-Fi 4 operation only) and simultaneous Station + SoftAP/Wi-Fi Direct/Station modes.




Figure 1: nRF7002 block diagram

4 Host connection

nRF7002 is a wireless companion device that is connected to a host *MCU* or application processor. It is connected to the host through a *QSPI* (6-wire) or *SPI* (4-wire) for data and a 3-wire or 4-wire coexistence control interface for hosts that include a Bluetooth LE/IEEE 802.15.4 radio. In addition, two lines (HOST_IRQ and BUCKEN) are required. The user application executes on the host *MCU*.

The following figure shows a system with nRF7002 and a host *MCU*.




Figure 2: Functional block diagram with generic host *MCU*

nRF7002 is designed to support radio coexistence and can be used together with another nRF Series device. The following figure shows nRF7002 together with nRF5340 to achieve a combined Bluetooth LE and Wi-Fi solution. nRF5340 functions as a host and common interface to the wireless system.




Figure 3: Functional block diagram with nRF host and separate antennas

Using a separate antenna configuration enables simultaneous 2.4 GHz Wi-Fi and Bluetooth LE/IEEE 802.15.4 operation. For cost or area-sensitive applications that do not need simultaneous operation, a single antenna configuration is also possible. This requires an antenna switch, which can be controlled from the radio coexistence algorithm.

The following figure shows a single antenna configuration with nRF7002.




Figure 4: Functional block diagram of nRF7002 with nRF host and single antenna

Note: Introducing a switch in the signal path may give a loss in sensitivity (typically <1dBm) compared to using a dual antenna.

5 Power and clock management

The power and clock management system in nRF7002 is optimized for ultra-low power applications to ensure maximum power efficiency.

5.1 Power states

nRF7002 has three power states: Shutdown, Sleep, and Active.

Shutdown

A fully inactive state where no state information is retained except for the contents of the *One Time Programmable (OTP) memory*. nRF7002 will only respond to a BUCKEN assertion (input to *Power Management Unit (PMU)*).

The following conditions occur during Shutdown state:

- PMU: Off
- Analog circuits: All circuits off
- Baseband logic and scratch RAMs: Off
- Retention RAMs: Off
- SPI/QSPI: Off

Sleep

A low-power state where state information is retained and transitioning to Active state can occur rapidly. The device may be in the sleep state during both pre-association (device idle waiting for host command) and post-association period as part of the Wi-Fi Power Save mode (that is, maintain association with an Access Point but without data traffic). In this state, the device is clocked through the internal 32 kHz *RC oscillator (Real-time Clock (RTC))*, and can be awakened through the host interface or the internal sleep timer expiry.

The following conditions occur during Sleep state:

- PMU: Low-power mode (*Pulse-Frequency Modulation (PFM)*)
- Analog circuits: RTC active, register state retained. All other circuits are powered down.
- Baseband logic and scratch RAMs: Off
- Retention RAMs: Retained
- SPI/QSPI: On

Active

In the Active state, the device will be in one of the Active sub-states: Transmit, Receive, or Idle. The high frequency crystal oscillator derived clocks are active and the appropriate RF section components are enabled as required. The Idle sub-state is a short term transitory state used when Receive is not required, but Sleep cannot be exploited (for example, upon early termination of an RX packet).

The following conditions occur during Active state:

- PMU: High-power mode (*Pulse-Width Modulation (PWM)*)
- Analog circuits: All circuits powered (including crystal oscillator). The circuits are enabled according to Active sub-state (TX, RX, or IDLE)
- Baseband logic and scratch RAMs: On

- Retention RAMs: Active
- SPI/QSPI: On

5.2 Power state operation

Apart from transitions in or out of Shutdown state through the BUCKEN pin, all transitions between Sleep and Active states are automatic and do not rely on any control pin assertion or de-assertion.

Shutdown state is achieved by de-assertion on the BUCKEN pin. Asserting BUCKEN will result in the Active (IDLE sub-state) state being entered. The host will initiate the boot sequence through *SPI/QSPI*, culminating in the Sleep state being entered. This is the lowest power non-Shutdown state that can be achieved. Transitions from Active to Sleep are fully controlled by nRF7002. Transitions from Sleep to Active are determined by both the host and nRF7002. In a pre-association condition, Sleep will be entered opportunistically whenever there is no activity initiated from the host (for example, a scan request). In a post-association condition, Sleep opportunities will be determined by the negotiated Power Save mode of the Access Point. No host interactions are required to enter Sleep, while the host will invoke a transition from Sleep to Active as part of any *SPI/QSPI* command transaction.

The steps used to transition from Shutdown or Sleep into Active are as follows:

1. Switch the *Power Management Unit (PMU)* to high power mode (*PWM*).
2. Apply power to the digital logic, RAMs, and analog circuits.
3. Start the 40 MHz crystal oscillator and allow to settle.
4. Start the baseband PLL and allow to settle.
5. Boot all processor cores.
6. Execute baseband initializations.
7. Execute RF initializations and calibrations.

The initial steps consume equal duration whether originating in Shutdown or Sleep, while the baseband and RF initializations are dependent on the originating state. In particular:

- Full baseband initialisations are required from Shutdown (including transferring the *Factory Information Configuration Registers (FICR)* information from *OTP memory* into retention RAM), while in Sleep some of the state is retained in retention RAMs.
- Complete RF calibrations are required from Shutdown, including across bands/channels in order to support scanning. From Sleep, only minimal initialization or calibration on the operating channel is required.

See [Electrical specification](#) on page 34 for timing information.

5.3 Clock accuracy considerations

The crystal oscillator is active during normal operation, and is the clock reference for the RF synthesizer, the *Analog-to-Digital Converter (ADC)/Digital-to-Analog Converter (DAC)* sample clocks, and the baseband logic. The *RTC* is active during sleep state, and is used to run the wakeup timer used as part of Wi-Fi Power Save. The crystal oscillator is inactive during sleep.

The *IEEE 802.11 specification* defines the accuracy of the Wi-Fi carrier frequency to be within ± 20 ppm (in 5 GHz), which in turn defines the required accuracy of the external crystal. There is provision to trim the crystal oscillator through a value programmed into the *OTP memory* on the nRF7002 device (or any other available non-volatile memory). This trimming will compensate for the combined frequency offset resulting from the crystal itself as well as any crystal oscillator variation at room temperature. The crystal and crystal oscillator will both exhibit frequency drift across temperature, and the crystal will also be subject to aging. The combination of these temperature and aging effects, along with the trimming accuracy, will consume the majority of the ± 20 ppm allowance, assuming a crystal with ± 10 ppm stability

over temperature. The crystal tolerance (that is, accuracy at room temperature) is less important since this will be trimmed out by the crystal oscillator trim function (up to ± 20 ppm). The crystal oscillator/crystal is typically trimmed by transmitting Wi-Fi packets through the antenna connector and using a *Vector Signal Analyzer (VSA)* to measure the frequency offset. Alternatively, a generic spectrum analyser can be used to measure the frequency offset on a transmitted *Carrier Wave (CW)*.

The RTC is automatically calibrated against the trimmed 40 MHz crystal oscillator reference at runtime, and as such nothing needs to be done on the production line. During sleep, the RTC clocked wakeup timer is used to time wakeup intervals (since the last *Delivery Traffic Indication Message (DTIM)* beacon in regular Wi-Fi Power Save), and as such any residual inaccuracy is not accumulated.

6 Software stack

This section details the partitioning of the TCP/IP networking stack and the IEEE 802.11 Wi-Fi stack across the host *MCU* and nRF7002.

This description is based on Zephyr™ TCP/IP networking stack and an nRF5340 host MCU. However, the partitioning applies equally to other operating systems and host MCUs supporting a compatible *SPI/QSPI*.




Figure 5: Network stack architecture

The TCP/IP networking stack and Wi-Fi driver execute on the host MCU (for example, nRF5340) and communicate with the MAC layer on nRF7002 through SPI/QSPI. The Wi-Fi driver presents control and data interfaces (Control IF/Data IF) to the TCP/IP networking stack.

Control IF

The Control IF interfaces with the Network Management API (`net_mgmt`). The Control IF implements functionality like scanning, connecting to a *Service Set Identifier (SSID)*, or setting the encryption key.

Data IF

The Data IF interfaces with the L2 Network Technologies layer of the TCP/IP networking stack. The Wi-Fi driver presents the nRF7002 as an Ethernet device to the data path of the TCP/IP networking stack. In the TX path, it receives Ethernet frames from the upper layers and in the RX path sends Ethernet frames to it. The Wi-Fi driver takes care of converting Wi-Fi frames to Ethernet frames in the RX path.

Supplicant

The supplicant is implemented as part of the Wi-Fi driver and provides the following functionality:

802.11 authentication and association

The supplicant requests the driver to scan neighbouring *BSSs* and then requests the driver to associate with a chosen BSS. 802.11 authentication is the first step in network attachment. 802.11 authentication requires a *Station (STA)* to establish its identity with an *Access Point (AP)*. No data encryption or security is available at this stage.

Wi-Fi Protected Access® (WPA) authentication

The supplicant implements the authentication services and port control described in the IEEE802.1X standard. The initial authentication process is carried out using either of the following:

- *Pre-shared Key (PSK)*
- Following an *Extensible Authentication Plan (EAP)* exchange through 802.1X (known as EAPOL, which requires an authentication server).

This process ensures that the client station (STA) is authenticated with the AP. This also results in the generation of a shared *Pairwise Master Key (PMK)* at both the STA and AP.

4-way handshake

The 4-way handshake is designed such that the STA and AP can prove to each other their knowledge of the PMK without actually disclosing the key. The 4-way handshake generates the following:

- *Pairwise Transient Key (PTK)*: This is used to protect unicast data.
- *Group Temporal Key (GTK)*: This is used to protect multicast and broadcast data

Roaming

When connected to a wireless network with multiple access points, the supplicant is typically responsible for implementing the roaming between access points. The supplicant detects a closer access point (*Basic Service Set Identifier (BSSID)*) in the current network (SSID), in terms of signal strength (*Received Signal Strength Indication (RSSI)*), it will reassociate to the closer access point.

Software Enabled Access Point (SoftAP)

SoftAP enables a device to turn its wireless interface into a Wi-Fi access point. In SoftAP mode, the supplicant takes care of station onboarding and management. SoftAP support is limited to PSK (WPA Personal) security.

Peer-to-peer (P2P)

The supplicant implements the higher layer functionality for managing P2P groups and takes care of the following:

- Device Discovery
- Service Discovery
- Group Owner Negotiation
- P2P Invitation.

In addition, it maintains information about neighbouring P2P Devices.

6.1 Firmware updates

nRF7002 supports device firmware updates for bug fixes, security fixes, or additional functionality.

The updates are performed by patching the firmware. The firmware patches are downloaded from the host to the device for patching the ROM-based firmware. The patch download is fully automatic and handled by the Wi-Fi driver software running on the host device.

Patches are downloaded to the nRF7002 device when powering up the device. Patches are downloaded into the patch memory, which is retained during sleep. The maximum patch size is 128 KB.

Patches are linked to a Wi-Fi driver version and delivered as a byte array included in the Wi-Fi driver.

7 Quad Serial Peripheral Interface

The *QSPI* slave interface is compatible with the nRF52 and nRF53 Series *QSPI* master and *SPI* master.

The main features of the *QSPI* slave interface are:

- Single/quad *SPI* input/output
- Supports up to 32 MHz clock frequency
- Single and block mode read/write accesses
- On-the-fly encryption and decryption

7.1 *QSPI* commands

nRF7002 supports several *QSPI* commands.

Command (byte)	RDSR (read status register 0)	RDSR1 (read status register 1)	RDSR2 (read status register 2)	WRSR2 (write status register 2)	CIPHER INIT (Initialize cipher)	FAST READ (fast read data)	READ4 (4 x I/O read command)	PP (Page program)	PP4 (Quad page program)
1st byte	0x05	0x1F	0x2F	0x3F	0x4F	0x0B	0xEB	0x02	0x38
2nd byte					NONCE1	AD1	ADD (4) and Dummy (4)	AD1	ADD (4)
3rd byte					NONCE2	AD2	Dummy (4)	AD2	
4th byte					NONCE3	AD3		AD3	
5th byte					NONCE4	Dummy			
Action	To read out the values of status register 0	To read out the values of status register 1	To read out the values of status register 2	To write in the values of status register 2	To enable the stream cipher and initialize the NONCE register	n bytes read out until SS goes high	n bytes read out by 4 x I/O until SS goes high	to program the selected page	Quad input to program the selected page

Table 3: *QSPI* commands

For RDSR, RDSR1, RDSR2, FAST_READ, and READ4, the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the SS can be high.

For CIPHER_INIT, PP, and PP4, the SS must go high exactly at the 4th byte (32 bits) boundary or the value will not be stored.

For WRSR2, the SS must go high exactly at the 1st byte (8 bits) boundary or the value will not be stored.

The following figure shows the timing diagram for the RDSR command. The other commands that access status registers have the same format but with a different 1st byte.




Figure 6: RDSR (Read status register 0)

The following figure shows the timing diagram for the cipher initialization command.




Figure 7: CIPHER INIT (Initialize cipher)

The following figures show the timing diagram for the data read and program commands.




Figure 8: FASTREAD (Read bytes at higher speed)




Figure 9: READ4IO (Quad-read input/output)




Figure 10: PP (Page program)




Figure 11: PP4IO (Quad-page program input/output)

7.2 Stream cipher

The data transactions between the master and the slave can be protected using stream cipher encryption. Encryption can be configured and enabled with the CIPHER_INIT command.

The following figure shows the stream cipher block with the configuration inputs. The stream cipher uses an AES 128 encryption operation to form the keystream from key, nonce, and external memory address. The keystream then combines each 32-bit plaintext digit one at a time with the corresponding digit of the keystream.

The same nonce and key must be used for both encryption and decryption of the same memory address. Stream ciphers are symmetric. They do not differentiate between encrypting or decrypting, reading or writing.




Figure 12: Stream cipher

Stream cipher	Value
ENC.KEY [127:0]	{CIPHER_KEY3[31:0], CIPHER_KEY2[31:0], CIPHER_KEY1[31:0], CIPHER_KEY0[31:0]}
ENC.NONCE [95:0]	{NONCE_CNT[31:0], NONCE_CFG[31:0], CIPHER_NONCE0[31:0]}
ADRESS IN [31:0]	{8'h00, SPI Address [23:0]}
ENC.ENABLE	CIPHER ENABLE
Notes: - CIPHER_KEY3, CIPHER_KEY2, CIPHER_KEY1, CIPHER_KEY0, CIPHER_NONCE0 : IP parameters (32 bit). - NONCE_CFG : The NONCE Configuration register. Initialized with the CIPHER_INIT command. - NONCE_CNT: The NONCE Counter register. Initialized to d0 with the CIPHER_INIT command. A pre-increment is done to the NONCE_CNT register at the start of the QSPI transaction (FAST_READ, READ4, PP, PP4). - Single read/write mode : increment always. - Multiple read/write mode : increment only if the received SPI address differs from the next expected SPI address (last SPI address +1) or if the last transaction was not in multiple mode. - CIPHER ENABLE : The Cipher Enable register is 1'b0 by default and it is set to 1'b1 with the CIPHER_INIT command.	

Table 4: Stream cipher configuration

7.3 QSPI throughput

The table below details the expected peak achievable UDP/TCP throughput numbers for a QSPI/SPI master clock rate of 24 MHz, and where the networking stack executing on the host is not a limiting factor. These numbers are projected using measured raw QSPI/SPI master packet transmission rates.

Symbol	Parameter	Min.	Nom.	Max.	Units	Note
t _{UDP,TX,QSPI}	Max UDP TX mode throughput over QSPI			56	Mbps	
t _{UDP,RX,QSPI}	Max UDP RX mode throughput over QSPI			61	Mbps	
t _{UDP,TX,SPIM}	Max UDP TX mode throughput over SPIM			14	Mbps	
t _{UDP,RX,SPIM}	Max UDP RX mode throughput over SPIM			14	Mbps	
t _{TCP,TX,QSPI}	Max TCP TX mode throughput over QSPI			40	Mbps	
t _{TCP,RX,QSPI}	Max TCP RX mode throughput over QSPI			42	Mbps	
t _{TCP,TX,SPIM}	Max TCP TX mode throughput over SPIM			12	Mbps	
t _{TCP,RX,SPIM}	Max TCP RX mode throughput over SPIM			12	Mbps	

Table 5: UDP/TCP throughputs

8 Coexistence

nRF7002 has a highly configurable coexistence hardware to help mitigate interference between WLAN and Bluetooth LE/IEEE 802.15.4 devices (Bluetooth LE, Thread, Zigbee).

A *Packet Traffic Arbitration (PTA)* module, connected to the CH logic function, facilitates the mitigation of various interference scenarios through a highly-programmable fabric. The coexistence hardware enables flexible output signals that support interface configurations like 3-wire and 4-wire. The primary schemes supported are:

- Shared Antenna mode – The PTA makes priority decisions, controls the switch between Bluetooth LE/IEEE 802.15.4 and Wi-Fi. The PTA also grants TX/RX requests from the Bluetooth LE/IEEE 802.15.4 device. Only one interface, either Bluetooth LE/IEEE 802.15.4 or Wi-Fi is connected to the antenna at any time.
- Separate Antenna mode – The PTA makes priority decisions, granting TX/RX requests from Bluetooth LE/IEEE 802.15.4. Each interface is permanently connected to its own antenna.

The following figure shows the architecture of the coexistence hardware with details about the PTA control lines.




Figure 13: Coexistence hardware architecture

Signal name	I/O	Requirement	Bluetooth LE/IEEE 802.15.4 signal (3-wire/4-wire)	Description
COEX_REQ	Input	Mandatory for 3-wire and 4-wire	SR_REQUEST	Bluetooth LE/IEEE 802.15.4 device requesting a TX/RX transaction
COEX_STATUS0	Input	Mandatory for 3-wire and 4-wire	SR_STATUS	Indicates if the Bluetooth LE/IEEE 802.15.4 transaction is TX or RX. If the device supports a Priority signal, Priority is muxed with TX/RX on this signal based on the timing diagrams.
COEX_GRANT	Output	Mandatory for 3-wire and 4-wire	SR_GRANT	Indicates that the Bluetooth LE/IEEE 802.15.4 device is granted access for this transaction.
COEX_STATUS1/ SW_CTRL1	Input/ Output	Optional for 3-wire	SR_PT1/ RF_SW_CTRL1	In 4-wire mode, this carries the Bluetooth LE/IEEE 802.15.4 1 bit priority signal. In 3-wire Shared Antenna mode, this can be optionally used as a second antenna switch control signal.
SW_CTRL0	Output	Mandatory for 3-wire and 4-wire Shared Antenna mode. Optional otherwise	RF_SW_CTRL0	Used for antenna switch control in Shared Antenna mode.

Table 6: Coexistence hardware signals

Note: The behavior of SW_CTRL0/1 is programmable and dependent on the configured coexistence mode and switch control interface.

8.1 Bluetooth LE/IEEE 802.15.4 timing

This section provides several Bluetooth LE/IEEE 802.15.4 timing diagrams and parameters.

3-wire with multiplexed priority

The following diagram shows external Bluetooth LE/IEEE 802.15.4 timing parameters when SR_STATUS carries both priority and TX/RX information in a time multiplexed manner.




Figure 14: 3-wire timing with priority multiplexing

Parameter	Description
T1: SR_REQUEST lead time period	The time SR_REQUEST is asserted before actual transactions.
T2: SR_STATUS	The time when SR_STATUS is sampled to get SR_PTI information.
T3: SR_GRANT	The time before PTA should post SR_GRANT so that it is stable to be considered by the Bluetooth LE/IEEE 802.15.4 device.

Table 7: Bluetooth LE/IEEE 802.15.4 timing parameters

The Bluetooth LE/IEEE 802.15.4 timing parameters are used to derive PTA timing parameters. The following table describes the relationship between PTA timing parameters and Bluetooth LE/IEEE 802.15.4 timing parameters.

PTA timing parameter	Relation with Bluetooth LE/IEEE 802.15.4 timing parameter
Bluetooth LE/IEEE 802.15.4 device status priority sampling time (t2)	$t1 < t2 < (t1+T2)$
PTA arbitration decision time (t3)	$(t1+T2) < t3 < (T1-T3)$

Table 8: PTA and Bluetooth LE/IEEE 802.15.4 timing parameters

Time instance	Description
t1	The time instance when SR_REQUEST is asserted.
t2	The time instance when SR_STATUS is sampled to get SR_PTI information. This can be any time during T2.
t3	The time instance when PTA takes an arbitration decision and posts SR_GRANT to the Bluetooth LE/IEEE 802.15.4 device. This is chosen a couple of microseconds before the start of the <i>SR grant lead time period</i> . This ensures that SR_GRANT is asserted as close to <i>SR grant lead time period</i> and is stable by the time the Bluetooth LE/IEEE 802.15.4 device uses this information to continue or abort the transaction.
t4	The time instance when the <i>SR grant lead time period</i> starts. This is the time when SR_GRANT must be stable to be considered by the Bluetooth LE/IEEE 802.15.4 device.
t5	The time instance when the actual transaction of the Bluetooth LE/IEEE 802.15.4 device starts. This is the time when the signaling period ends and the transaction period starts. Bluetooth LE/IEEE 802.15.4 Tx and Rx information is provided by changing the SR_STATUS signal level appropriately. PTA should track SR_STATUS if SR_REQUEST is high and update the information SR_TX_RX.

Table 9: Time instances

3-wire without multiplexed priority

If SR_STATUS carries only one parameter information (3-wire, no priority mode), then the default information that it carries is SR_TX_RX. In this case, SR_STATUS is set to TX or RX when SR_REQUEST is HIGH. The following diagram shows SR_STATUS only carrying TX/RX information. The signals are represented as a bus even though they are single bit ports to indicate transitions happening on the ports.




Figure 15: 3-wire timing without priority multiplexing

During the transaction, the Bluetooth LE/IEEE 802.15.4 device changes SR_STATUS appropriately to indicate TX and RX information. PTA continuously tracks SR_STATUS while SR_REQUEST is high and updates SR_TX_RX status internally for corresponding COEX behavior.

4-wire timing

In the following diagram, Bluetooth LE/IEEE 802.15.4 priority is explicitly signaled on the BT_COEX_STATUS1 pin.




Figure 16: 4-wire timing

9 OTP memory programming

nRF7002 includes a 128 x 32-bit *OTP memory*. This memory is partitioned into two regions, a factory programmed region and a customer programmed region, each containing 64 x 32-bit locations.

The factory programmed region contains information related to production and trim values. The customer programmed region contains:

- Encryption key used to protect the QSPI traffic (4 words)
- MAC addresses for VIF0 and VIF1 (4 words)
- Module level calibration coefficients (9 words)
- OTP memory protection control (4 words)
- Uncommitted region (43 words)

QSPI encryption is optional. This is enabled at runtime through a QSPI command. If this feature is not required, the OTP memory locations can remain unprogrammed. For security reasons, the encryption key cannot be read once programmed.

The MAC address fields in the OTP memory are accessed by firmware when powering up the device, and presented to the host through a SPI/QSPI based event as part of the boot phase. The host driver is responsible for configuring the MAC addresses as part of device configuration. As such, the MAC addresses stored in OTP memory can be overwritten by the host. Using this mechanism, the MAC addresses in the OTP memory can remain unprogrammed if an alternate host side storage is utilised.

Module level calibration coefficients can be calculated and stored in the OTP memory to enhance some performance characteristics. The use of these are optional, but typically at least the crystal oscillator trim value will be needed. The procedure for determining these calibration coefficients is beyond the scope of this document.

Although the OTP memory is *one time programmable*, any bit still in a 1 state can be reprogrammed into a 0 state. To avoid deliberate or inadvertent modification of the OTP memory data, a protection mechanism is provided. The protection registers initially need to be programmed to 0x50FA50FA in order to activate programming of the remaining locations. Once OTP memory programming is complete, the protection registers should be programmed to 0x00000000, at which point the OTP memory can never be modified.

In addition to the logical protection mechanism described above, a programming voltage needs to be applied to the OTPVDD pin in order to enable programming. The programming voltage is 2.5 V, while for reads it is 1.8 V. To coordinate the OTPVDD supply voltage with read and write operations, it is recommended to drive this supply from the POWERIOVDD output pin on nRF7002. This also ensures there will be no leakage associated with the OTP memory across sleep cycles, where the digital supply rail is removed.

The OTP memory is indirectly mapped, and as such read and writes are achieved using address, data, and mode registers. The OTP memory programming utility implements this programming, along with appropriate control of the OTPVDD supply through the POWERIOVDD output.

10

FICR - Factory Information Configuration Registers

The Factory Information Configuration Registers (FICR) are stored in the *OTP memory*.

FICR has two regions:

- A factory-programmed region that contains device information and has the INFO group registers.
- A customer-programmable region that contains empty registers for the customer to write data to. It has the QSPI, MAC, and CALIB group registers.

Access to the customer-programmable region is controlled using the PROTECTION register.

The PROTECTION scenarios are:

- When PROTECTION is unprogrammed, neither read nor write is enabled.
- When PROTECTION is programmed to 0x50FA50FA, full read and write access is enabled.
- When PROTECTION is programmed to 0x00000000, access protection is applied and readout of QSPI.KEY is prevented.

The following table shows the access protection for the different register groups.

Register group	0xFFFFFFFF	0x50FA50FA	0x00000000
QSPI.KEY	-	R/W	-
MAC.ADDRESS	-	R/W	R
CALIB	-	R/W	R

Table 10: PROTECTION register settings for access control to customer programmable region

10.1 Registers

Register overview

Register	Offset	Description
INFO.PART	0x0C0	Part code
INFO.VARIANT	0x0C4	Part variant
INFO.UUID[n]	0x0D0	Universal Unique ID
REGION.PROTECT[n]	0x100	Region protection
QSPI.KEY[n]	0x110	QSPI link symmetric encryption key
MAC[n].ADDRESS0	0x120	MAC address for VIFn
MAC[n].ADDRESS1	0x124	MAC address for VIFn
CALIB.XO	0x130	XO adjustment
REGION_DEFAULTS	0x154	Customer region register usage indicator

10.1.1 INFO.PART

Address offset: 0x0C0

Part code

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0xFFFFFFFF				1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID	R/W	Field	Value ID	Value				Description																											
A	R	PART						Part code																											
			N7002	0x7002				nRF7002																											

10.1.2 INFO.VARIANT

Address offset: 0x0C4

Part variant

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0xFFFFFFFF				1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID	R/W	Field	Value ID	Value				Description																											
A	R	VARIANT						Part Variant, Hardware version and Production configuration, encoded as ASCII																											
			B00	0x423030				B00																											

10.1.3 INFO.UUID[n] (n=0..3)

Address offset: 0x0D0 + (n × 0x4)

Universal Unique ID

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A																															
Reset 0xFFFFFFFF				1 1																															
ID	R/W	Field	Value ID	Value								Description																							
A	R	UUID										Universal Unique ID																							

10.1.4 REGION.PROTECT[n] (n=0..3)

Address offset: 0x100 + (n × 0x4)

Region protection

Used to set access restrictions for FICR. Refer to description in top of chapter. All 4 registers need to be set to the same value to change protection state.

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0xFFFFFFFF				1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID	R/W	Field	Value ID	Value		Description																													
A	RW	VALUE		Protection value																															
			Undefined	0xFFFFFFFF		Undefined																													
			Open	0x50FA50FA		Open																													
			Restricted	0x00000000		Restricted																													

10.1.5 QSPI.KEY[n] (n=0..3)

Address offset: $0x110 + (n \times 0x4)$

QSPI link symmetric encryption key

KEY[0] represent key bits 31:0, KEY[1] is bits 63:32, KEY[2] is bits 95:64, KEY[3] is bits 127:96

Bit number					31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID					A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	
Reset 0xFFFFFFFF					1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
ID	R/W	Field	Value	ID	Value	Description																															
A	RW	KEY			QSPI link symmetric encryption key																																

10.1.6 MAC[n].ADDRESS0 (n=0..1)

Address offset: $0x120 + (n \times 0x8)$

MAC address for VIFn

Most significant 4 bytes of MAC address b6:b5:b4:b3:b2:b1

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				D	D	D	D	D	D	D	D	C	C	C	C	C	C	C	B	B	B	B	B	B	B	B	A	A	A	A	A	A	A	A	A
Reset 0xFFFFFFFF				1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID	R/W	Field	Value	ID	Value	Description																													
A	R	b6				6th byte (b6) of MAC address																													
B	R	b5				5th byte (b5) of MAC address																													
C	R	b4				4th byte (b4) of MAC address																													
D	R	b3				3rd byte (b3) of MAC address																													

10.1.7 MAC[n].ADDRESS1 (n=0..1)

Address offset: $0x124 + (n \times 0x8)$

MAC address for VIFn

Least significant 2 bytes of MAC address b6:b5:b4:b3:b2:b1

Bit number					31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
ID																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										

10.1.8 CALIB.XO

Address offset: 0x130

XO adjustment

Adjusts capacitor bank, 0 : Lowest capacitance (Highest frequency), 127 : Highest capacitance (Lowest frequency)

Bit number					31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																													A	A	A	A	A	A	A	
Reset 0xFFFFFFFF					1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID	R/W	Field	Value	ID	Value				Description																											
A	RW	XO							XO adjustment																											

10.1.9 REGION_DEFAULTS

Address offset: 0x154

Customer region register usage indicator

Bit set to '0' indicate corresponding register is programmed

Bit number					31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID																																					D	C	B	A
Reset 0xFFFFFFFF					1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1			
ID	R/W	Field	Value	ID	Value	Description																																		
A	RW	QSPIKEY				QSPI.KEY state																																		
B	RW	MAC0ADDRESS				MAC0.ADDRESS state																																		
C	RW	MAC1ADDRESS				MAC1.ADDRESS state																																		
D	RW	XO				CALIB.XO state																																		

11 Recommended operating conditions

The operating conditions are the physical parameters that the chip can operate within.

Symbol	Parameter	Min.	Nom.	Max.	Units
VBAT	VDD supply voltage	2.9	3.6	4.5	V
IOVDD	VDD supply voltage for IO pins	1.62	1.8	3.6	V
OTPVDD	VDD supply voltage for OTP memory (read mode)	1.62	1.8	1.98	V
OTPVDD	VDD supply voltage for OTP memory (write mode)	2.25	2.5	2.75	V
TA	Operating temperature	-40	25	85	°C

Table 11: Recommended operating conditions

12 Absolute maximum ratings

Maximum ratings are the extreme limits to which the chip can be exposed for a limited amount of time without permanently damaging it. Exposure to absolute maximum ratings for prolonged periods of time may affect the reliability of the device.

	Min.	Max.	Unit
Supply voltages			
VBAT	-0.3	4.5	V
IOVDD	-0.3	3.6	V
I/O pin voltage			
$V_{I/O}$, IOVDD ≤ 3.3 V	-0.3	IOVDD + 0.3	V
$V_{I/O}$, IOVDD > 3.3 V	-0.3	3.6	V
BUCKEN	-0.3	VBAT + 0.3	V
Environmental QFN package			
Storage temperature	-40	125	°C
Moisture Sensitivity Level (MSL)		2	
ESD Human Body Model (HBM)		750	V
ESD Charged Device Model (CDM)		1000	V

Table 12: Absolute maximum ratings

13 Electrical specification

This section provides a summary of nRF7002 electrical specifications.

VDD is 3.6 V, 25 C unless otherwise noted.

Symbol	Parameter	Min.	Nom.	Max.	Units	Note
$f_{OP,2.4GHz}$	Operating frequencies 2.4 GHz	2401		2495	MHz	
$f_{OP,5GHz}$	Operating frequencies 5 GHz	5170		5330	MHz	U-NII-1/U-NII-2A sub-bands
		5490		5730		U-NII-2C sub-band
		5735		5895		U-NII-3/U-NII-4 sub-bands
$f_{MOD,MIN}$	Minimum modulation rate		1DSSS			2.4 GHz
			MCS0			5 GHz
$f_{MOD,MAX}$	Maximum modulation rate		MCS7			
f_{TOL}	Crystal frequency tolerance at 25C ¹			20	ppm	
$f_{STA,TEMP}$	Crystal frequency stability over temperature and aging			13	ppm	
C_{L_XO}	XO load capacitance		8		pF	
ESR_{XO}	Equivalent Series Resistance			100	ohm	
$t_{SHUTDOWN \rightarrow ACTIVE}$	Startup time from shutdown state		400		ms	Depends on patch size and interface speed
$t_{SLEEP \rightarrow ACTIVE}$	Startup time from sleep state		6.7		ms	

Table 13: General characteristics

Symbol	Parameter	Min.	Nom.	Max.	Units	Note
$I_{TX,1DSSS,2.4GHz}$	Transmit current (2.4 GHz, 1DSSS, max output power)		252		mA	
$I_{TX,MCS0,2.4GHz}$	Transmit current (2.4 GHz, MCS0, max output power)		187		mA	
$I_{TX,MCS7,2.4GHz}$	Transmit current (2.4 GHz, MCS7, max output power)		191		mA	
$I_{TX,MCS0,5GHz}$	Transmit current (5 GHz, MCS0, max output power)		260		mA	
$I_{TX,MCS7,5GHz}$	Transmit current (5 GHz, MCS7, max output power)		260		mA	
$I_{RX,2.4GHz}$	Receive current listen (2.4 GHz)		60		mA	
$I_{RX,5GHz}$	Receive current listen (5 GHz)		56		mA	
$I_{2.4GHz,DTIM1}$	Average current consumption (2.4GHz,DTIM=1, beacon duration 3.8 ms)		3.47		mA	
$I_{2.4GHz,DTIM3}$	Average current consumption (2.4GHz,DTIM=3, beacon duration 3.8 ms)		1.12		mA	
$I_{2.4GHz,DTIM10}$	Average current consumption (2.4GHz,DTIM=10, beacon duration 3.8 ms)		0.34		mA	
$I_{5GHz,DTIM1}$	Average current consumption (5GHz,DTIM=1, beacon duration 0.7 ms)		1.70		mA	
$I_{5GHz,DTIM3}$	Average current consumption (5GHz,DTIM=3, beacon duration 0.7 ms)		0.56		mA	
$I_{5GHz,DTIM10}$	Average current consumption (5GHz,DTIM=10, beacon duration 0.7 ms)		0.19		mA	
$I_{2.4GHz,TWT,1\ min}$	Average current consumption (2.4GHz, TWT, target wake interval 1 min) ²		29.5		uA	
$I_{2.4GHz,TWT,1\ hour}$	Average current consumption (2.4GHz, TWT, target wake interval 1 hour) ²		18.4		uA	
$I_{2.4GHz,TWT,1\ day}$	Average current consumption (2.4GHz, TWT, target wake interval 1 day) ²		18.2		uA	
$I_{5GHz,TWT,1\ min}$	Average current consumption (5GHz, TWT, target wake interval 1 min) ²		28.9		uA	
$I_{5GHz,TWT,1\ hour}$	Average current consumption (5GHz, TWT, target wake interval 1 hour) ²		18.2		uA	
$I_{5GHz,TWT,1\ day}$	Average current consumption (5GHz, TWT, target wake interval 1 day) ²		18.0		uA	
I_{OFF}	Shutdown current		1.7		μA	
I_{SLEEP}	Sleep current (with RTC)		15		μA	

Table 14: Current consumption

¹Tolerance before calibration. See Clock accuracy considerations chapter.

²Min wake duration 8.192 ms, transmit packet duration 100 μs.

Symbol	Parameter	Min.	Nom.	Max.	Units	Note
P _{TXMAX,2.4GHz,DSSS/CCK}	Maximum transmit power 2.4 GHz (DSSS/CCK)		21		dBm	
P _{TXMAX,2.4GHz,MCS0}	Maximum transmit power 2.4 GHz (6 Mbps/HT-MCS0/HE-MCS0)		16		dBm	
P _{TXMAX,2.4GHz,MCS7}	Maximum transmit power 2.4 GHz (54 Mbps/HT-MCS7/HE-MCS7)		16		dBm	
P _{TXMAX,5GHz,MCS0}	Maximum transmit power 5 GHz (6 Mbps/HT-MCS0/VHT-MCS0/HE-MCS0)		14		dBm	
P _{TXMAX,5GHz,MCS7}	Maximum transmit power 5 GHz (54 Mbps/HT-MCS7/VHT-MCS7/HE-MCS7)		14		dBm	

Table 15: Transmitter characteristics

Symbol	Parameter	Min.	Nom.	Max.	Units	Note
P _{SENS,2.4GHz,1DSSS}	Sensitivity 2.4GHz (1 Mbps DSSS)		-98.6		dBm	
P _{SENS,2.4GHz,11CCK}	Sensitivity 2.4GHz (11 Mbps CCK)		-90.4		dBm	
P _{SENS,2.4GHz,6MBPS}	Sensitivity 2.4GHz (6 Mbps)		-91.6		dBm	
P _{SENS,2.4GHz,54MBPS}	Sensitivity 2.4GHz (54 Mbps)		-75.4		dBm	
P _{SENS,2.4GHz,HT-MCS0}	Sensitivity 2.4GHz (HT-MCS0)		-90.0		dBm	
P _{SENS,2.4GHz,HT-MCS7}	Sensitivity 2.4GHz (HT-MCS7)		-71.5		dBm	
P _{SENS,5GHz,VHT-MCS0}	Sensitivity 5.0GHz (VHT-MCS0)		-89.3		dBm	
P _{SENS,5GHz,VHT-MCS7}	Sensitivity 5.0GHz (VHT-MCS7)		-71.0		dBm	
P _{SENS,5GHz,HE-MCS0}	Sensitivity 5.0GHz (HE-MCS0)		-89.3		dBm	
P _{SENS,5GHz,HE-MCS7}	Sensitivity 5.0GHz (HE-MCS7)		-70.6		dBm	

Table 16: Receiver characteristics

14 Hardware and layout

This section describes nRF7002 hardware and layout specifications.

14.1 Pin assignments

The pin assignment figure and tables describe the pinouts for the device. There are also recommendations for how the *General-Purpose Input/Output (GPIO)* pins should be configured, in addition to any usage restrictions.




Figure 17: Pin assignments


Pin	Name	Function	Description
1	OTPVDD	Power	
2	N.C.		Do not connect
3	N.C.		Do not connect
4	N.C.		Do not connect
5	N.C.		Do not connect
6	N.C.		Do not connect
7	TXRF<1>	RF	
8	PAVDD<1>	Power	
9	TXRF<0>	RF	
10	PAVDD<0>	Power	
11	SXLDO	Power	
12	PALDO	Power	
13	VBAT	Power	
14	RFVDD	Power	
15	RFBUCKVDD	Power	
16	XOLDO	Power	
17	XOP	Analog input	40MHz crystal
18	XON	Analog input	40MHz crystal
19	AFELDO	Power	
20	AFEVBAT	Power	
21	N.C.		Do not connect
22	N.C.		Do not connect
23	N.C.		Do not connect
24	N.C.		Do not connect
25	BUCKVBAT	Power	
26	BUCKOUT	Power	DCDC output
27	BUCKVSS	Power	DCDC GND
28	BUCKVSS	Power	DCDC GND
29	BUCKVMID	Power	Voltage reference decoupling pin
30	BUCKEN	Digital I/O	PWR IP enable pin
31	BUCKVBATS	Power	
32	PWRBUCKVDD	Power	
33	DIGVDD	Power	
34	PWRIOVDD	Power	

Pin	Name	Function	Description
35	QSPI_CLK SPI_CLK	Digital I/O	QSPI Clock SPI Clock
36	QSPI_SS SPI_SS	Digital I/O	QSPI Slave select SPI Slave select
37	QSPI_DATA0 SPI_MOSI	Digital I/O	QSPI data SPI data
38	QSPI_DATA1 SPI_MISO	Digital I/O	QSPI data SPI data
39	QSPI_DATA2	Digital I/O	QSPI data
40	QSPI_DATA3	Digital I/O	QSPI data
41	COEX_STATUS0	Digital I/O	Coex interface
42	COEX_REQ	Digital I/O	Coex interface
43	COEX_GRANT	Digital I/O	Coex interface
44	SW_CTRL0	Digital I/O	External switch control
45	SW_CTRL1	Digital I/O	External switch control
46	HOST_IRQ	Digital I/O	Host processor interrupt request
47	VSS	Power	
48	IOVDD	Power	
Die pad	VSS	Power	Ground pad. Exposed die pad must be connected to ground (VSS) for proper device operation.

Table 17: Pin assignments

14.2 Mechanical specifications

Dimensions in millimeters for the QFN 6 x 6 mm package.



	A	A1	A2	b	D	E	D2	E2	e	K	L
Min.	0.8			0.15	5.9	5.9				0.2	0.2
Nom.	0.85	0.035	0.65	0.2	6	6	4.6	4.6	0.4		
Max.	0.9	0.05		0.25	6.1	6.1					

Table 18: Package dimensions in millimeters

14.3 Reference circuitry

To ensure good RF performance when designing *Printed Circuit Board (PCB)*s, it is highly recommended to use the PCB layouts and component values provided by Nordic Semiconductor.

14.3.1 Reference schematic

Circuit configuration, showing the schematic and Bill of Materials (BOM) table for nRF7002.




Figure 18: nRF7002 reference schematic

Designator	Value	Description	Note
U1	nRF7002	Wi-Fi 6 Dual Band companion chip	
U2	2.4 / 5 GHz	WLAN Dual Band Diplexer	
X1	40 MHz	Crystal SMD 1612, 40MHz, Cl=8pF	ESR max 100 ohm
L1	3.3μH	Inductor, 1A, ±20%, 200mOhm	
C1, C2, C6, C11	4.7μF	Capacitor, Ceramic, 4.7μF 25V X6S 0603,±10%	Place C1 close to BUCKVBAT pin Place C2 close to L1 Place C11 close to PALDO pin
C3	0.22uF	Capacitor, Ceramic, 0.22μF 10V X5R 0201, ±10%	Place C3 close to RFBUCKVDD pin
C4, C14	0.47uF	Capacitor, Ceramic, 0.47μF 6.3V X5R 0201,±10%	Place C4 close to PWRBUCKVDD pin
C5	1.0μF	Capacitor, Ceramic, 1.0μF 35V X5R 0402,±10%	
C7, C18	2.2μF	Capacitor, Ceramic, 2.2μF 16V X7S 0603,±10%	Place C7 close to BUCKVBATS pin
C8	10nF	Capacitor, Ceramic, 10nF 16V X7R 0201,±10%	
C9	2.2μF	Capacitor, Ceramic, 2.2μF 25V X5R 0201,±10%	
C10	1.0μF	Capacitor, Ceramic, 1.0μF 16V X6S 0402,±10%	
C12	100nF	Capacitor, Ceramic, 100nF 16V X7S 0201,±10%	Place C12 close to PAVDD0 pin
C13	22nF	Capacitor, Ceramic, 22nF 10V X5R 0201,±10%	
C15, C17	2.2μF	Capacitor, Ceramic, 2.2μF 10V X5R 0201,±10%	
C16	1.0μF	Capacitor, Ceramic, 1.0μF 10V X7S 0402,±10%	

Table 19: BOM for nRF7002

14.3.2 Supply sequencing requirements

The various supplies and BUCKEN need to be sequenced in order with delay requirements.

The power up sequence and requirements are:

- Supply VBAT/BUCKVBAT/BUCKVBATS/AFEVBAT
- Wait ≥ 6 ms
- Assert BUCKEN
- Wait ≥ 1 ms
- Supply IOVDD

PWRIOVDD is an internally generated supply, used for supplying OTPVDD through an external connection. It cannot be used for anything else. This supply is automatically controlled in the device.

The power-down sequence and requirements are:

- De-assert BUCKEN and power down IOVDD
- Power down VBAT

There are no specific timing delay requirements as long as the sequence is correct.

14.3.3 Supply system alternatives

There are two options (high voltage and normal voltage) for connecting nRF7002 to an nRF5340 host, supporting dynamic powerup/powerdown of the nRF7002. This dynamic control utilises an external switch to control the IOVDD supply.

The following figure shows the recommended connection between nRF7002 and the host *MCU* (nRF5340).




Figure 19: Supply system - high voltage mode

Both nRF5340 (used in high voltage mode) and nRF7002 can be supplied from a single 3.6 V supply.

nRF5340 can provide a 1.8 V supply used for the IO supply on nRF7002. An external switch is used to disconnect IOVDD on nRF7002 when not in use. The control of the switch is handled by the Wi-Fi driver on nRF5340.




Figure 20: Supply system - normal voltage mode

14.3.4 QSPI/SPI connections

The nRF7002 can be connected to the nRF5340 host either with a *QSPI* or a *SPI*. *QSPI* will normally be the preferred option, but in cases where *QSPI* on the host is used for other purposes *SPI* can be used.

The following figure shows the connection using *QSPI* between nRF7002 and the host MCU (nRF5340).




Figure 21: QSPI connection

The following figure shows the connections when using *SPI* between nRF7002 and nRF5340.




Figure 22: SPI connection

14.3.5 PCB layout example

The PCB layout shown below is a reference layout for the QFN package.




Figure 23: Top silk layer




Figure 24: Top layer




Figure 25: Mid layer 1




Figure 26: Mid layer 2




Figure 27: Bottom layer

15 Ordering information

This chapter contains information on IC marking, ordering codes, and container sizes.

15.1 Device marking

The nRF7002 package is marked as shown in the following figure.

N	7	0	0	2	
<P>	P>	<V	V>	<H>	<P>
<Y	Y>	<W	W>	<L	L>

Figure 28: IC marking

15.2 Box labels

The following figures define the box labels used for the nRF7002.



Figure 29: Inner box label

FROM:

TO:

PART NO: (1P) <Nordic device order code>

<H><P><F>

CUSTOMER PO NO: (K) <Customer Purchase Order No.>

SALES ORDER NO: (14K) <Nordic Sales Order+Sales order line no.+ Delivery line no.>

SHIPMENT ID.: 2K <Nordic's shipment ID.>

QUANTITY: (Q) <Total quantity>

COUNTRY OF ORIGIN.: 4L<2- character code of COO>

CARTON NO: x/n

DELIVERY NO.: (9K) <Shipper's shipment no.>

GROSS WEIGHT:

KGS

Figure 30: Outer box label

15.3 Order code

The following tables define the nRF7002 order codes and definitions.

n	R	F	7	0	0	2	-	<P	P>	<V	V>	-	<C	C>
---	---	---	---	---	---	---	---	----	----	----	----	---	----	----

Figure 31: Order code

4486_184 v1.0

48

Downloaded from [Arrow.com](https://www.arrow.com)

Abbreviation	Definition and implemented codes
N70/nRF70	nRF70 series product
02	Part code
<PP>	Package variant code
<VV>	Function variant code
<H><P><F>	Build code H - Hardware version code P - Production configuration code (production site, etc.) F - Firmware version code (only visible on shipping container label)
<YY><WW><LL>	Tracking code YY - Year code WW - Assembly week number LL - Wafer lot code
<CC>	Container code

Table 20: Abbreviations

15.4 Code ranges and values

The following tables define the nRF7002 code ranges and values.

<PP>	Package	Size (mm)	Pin/Ball count	Pitch (mm)
QF	QFN	6 x 6	48	0.4

Table 21: Package variant codes

<VV>	Variant
AA	Base functionality

Table 22: Function variant codes

<H>	Description
[A . . Z]	Hardware version/revision identifier (incremental)

Table 23: Hardware version codes

<P>	Description
[0 . . 9]	Production device identifier (incremental)
[A . . Z]	Engineering device identifier (incremental)

Table 24: Production configuration codes

<F>	Description
[A . . N, P . . Z]	Version of preprogrammed firmware
[0]	Delivered without preprogrammed firmware

Table 25: Production version codes

<YY>	Description
[16 . . 99]	Production year: 2016 to 2099

Table 26: Year codes

<WW>	Description
[1 . . 52]	Week of production

Table 27: Week codes

<LL>	Description
[AA . . ZZ]	Wafer production lot identifier

Table 28: Lot codes

<CC>	Description
R7	7" Reel
R	13" Reel

Table 29: Container codes

15.5 Product options

The following tables define the nRF7002 product options.

Order code	MOQ ¹	Comment
nRF7002-QFAA-R7	1000	Availability to be announced.
nRF7002-QFAA-R	3000	

Table 30: nRF7002 order codes

Order code	Description
nRF7002-DK	nRF7002 Development Kit

Table 31: Development tools order code

¹ Minimum Ordering Quantity

Glossary

Access Point (AP)

A networking hardware device that allows other Wi-Fi devices to connect to a wired network.

Analog-to-Digital Converter (ADC)

A system that converts an analog signal, such as a sound picked up by a microphone or light entering a digital camera, into a digital signal.

Application Programming Interface (API)

A language and message format used by an application program to communicate with an operating system, application, or other service.

Basic Service Set (BSS)

A subgroup of devices in a service set that share physical-layer medium access characteristics such that they are wirelessly networked.

Basic Service Set Identifier (BSSID)

A unique address that identifies the access point/router that creates the wireless network.

Carrier Wave (CW)

A single-frequency electromagnetic wave that can be modulated in amplitude, frequency, or phase to convey information.

Digital-to-Analog Converter (DAC)

A system that converts a digital signal into an analog signal.

Delivery Traffic Indication Message (DTIM)

A Traffic Indication Message (TIM) that informs clients about the presence of buffered multicast/broadcast data on the access point.

Extensible Authentication Plan (EAP)

An authentication framework frequently used in network and internet connections. It provides the transport and usage of material and parameters generated by EAP methods.

Factory Information Configuration Registers (FICR)

Pre-programmed registers that contain chip-specific information and configuration. FICRs cannot be erased by users.

General-Purpose Input/Output (GPIO)

A digital signal pin that can be used as input, output, or both. It is uncommitted and can be controlled by the user at runtime.

Group Temporal Key (GTK)

A key used to decrypt multicast and broadcast traffic

Internet of Things (IoT)

Physical objects that are embedded with sensors, processing ability, software, and other technologies that connect and exchange data with other devices and systems of the Internet or other communications networks.

Medium Access Control (MAC)

The layer that controls the hardware responsible for interaction with the wired, optical, or wireless transmission medium.

Microcontroller Unit (MCU)

A small computer on a single metal-oxide-semiconductor integrated circuit chip.

Memory Protection Unit (MPU)

A computer hardware unit that provides memory protection and is usually implemented as part of the CPU.

One Time Programmable (OTP) memory

A type of non-volatile memory that permits data to be written to memory only once.

Orthogonal Frequency Division Multiple Access (OFDMA)

A multiple access mechanism for shared medium networks based on Orthogonal Frequency Division Multiplexing (OFDM) achieved by assigning subsets of channel sub-carriers to individual users. This allows simultaneous on-air frame transmissions to or from multiple users.

Packet Traffic Arbitration (PTA)

A collaborative coexistence mechanism for collocated wireless protocols.

Pairwise Master Key (PMK)

An intermediate encryption key used by the 4-way handshake to generate the temporal keys needed for data stream encryption."

Pairwise Transient Key (PTK)

A key that protects unicast data between the client station and access point.

Peer-to-peer (P2P)

A distributed application architecture that partitions tasks or workloads between peers.

Physical (PHY)

The first and lowest layer of computer networking. This layer is closely associated with the physical connection between devices.

Power Management Unit (PMU)

A microcontroller that controls power functions of digital platforms.

Pre-shared Key (PSK)

A password authentication method, a string of text, expected before a username and password to establish a secured connection. Also known as a "shared secret".

Printed Circuit Board (PCB)

A board that connects electronic components.

Pulse-Frequency Modulation (PFM)

A modulation method for representing an analog signal using only two levels (1 and 0).

Pulse-Width Modulation (PWM)

A method of reducing the average power delivered by an electrical signal, by effectively dividing it into discrete parts.

Quad Serial Peripheral Interface (QSPI)

A SPI controller that allows the use of multiple data lines.

RC oscillator

A linear oscillator circuit that uses a combination of resistors and capacitors for its frequency selective element.

Real-time Clock (RTC)

An electronic device that keeps accurate track of time.

Received Signal Strength Indication (RSSI)

An indication of the power of a received radio signal.

Serial Peripheral Interface (SPI)

Synchronous serial communication interface specification used for short-distance communication.

Service Set Identifier (SSID)

A unique identifier assigned to a wireless local area network.

Single-Input Single-Output (SISO)

The use of only one antenna both in the transmitter and receiver.

Software Enabled Access Point (SoftAP)

Software that enables a computer to become a wireless access point.

Station (STA)

A device that can use the IEEE 802.11 protocol.

System on Chip (SoC)

A microchip that integrates all the necessary electronic circuits and components of a computer or other electronic systems on a single integrated circuit.

Target Wake Time (TWT)

A function that permits an access point to define a specific time or set of times for individual stations to access the medium.

Vector Signal Analyzer (VSA)

A signal analyzer capable of analyzing digitally-modulated radio signals that may use any of a large number of digital modulation formats.

Notifications related to GNU GPL Software

A core within the nRF7002 device uses copyrighted software that is licensed under the GPL.

A copy of that license is included below. You may obtain the complete corresponding source code from Nordic Semiconductor for a period of three years after our last shipment of this product by contacting support on <https://devzone.nordicsemi.com/support/add>. You may also find a copy of the source at <https://developer.nordicsemi.com/.oss/nRF700x/>. This offer is valid to anyone in receipt of this product.

GNU GENERAL PUBLIC LICENSE

Version 2, June 1991

Copyright (C) 1989, 1991 Free Software Foundation, Inc.
51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA

Everyone is permitted to copy and distribute verbatim copies of this license document, but changing it is not allowed.

Preamble

The licenses for most software are designed to take away your freedom to share and change it. By contrast, the GNU General Public License is intended to guarantee your freedom to share and change free software--to make sure the software is free for all its users. This General Public License applies to most of the Free Software Foundation's software and to any other program whose authors commit to using it. (Some other Free Software Foundation software is covered by the GNU Lesser General Public License instead.) You can apply it to your programs, too.

When we speak of free software, we are referring to freedom, not price. Our General Public Licenses are designed to make sure that you have the freedom to distribute copies of free software (and charge for this service if you wish), that you receive source code or can get it if you want it, that you can change the software or use pieces of it in new free programs; and that you know you can do these things.

To protect your rights, we need to make restrictions that forbid anyone to deny you these rights or to ask you to surrender the rights. These restrictions translate to certain responsibilities for you if you distribute copies of the software, or if you modify it.

For example, if you distribute copies of such a program, whether gratis or for a fee, you must give the recipients all the rights that you have. You must make sure that they, too, receive or can get the source code. And you must show them these terms so they know their rights.

We protect your rights with two steps: (1) copyright the software, and (2) offer you this license which gives you legal permission to copy, distribute and/or modify the software.

Also, for each author's protection and ours, we want to make certain that everyone understands that there is no warranty for this free software. If the software is modified by someone else and passed on, we want its recipients to know that what they have is not the original, so that any problems introduced by others will not reflect on the original authors' reputations.

Finally, any free program is threatened constantly by software patents. We wish to avoid the danger that redistributors of a free program will individually obtain patent licenses, in effect making the program proprietary. To prevent this, we have made it clear that any patent must be licensed for everyone's free use or not licensed at all.

The precise terms and conditions for copying, distribution and modification follow.

TERMS AND CONDITIONS FOR COPYING, DISTRIBUTION AND MODIFICATION

0. This License applies to any program or other work which contains a notice placed by the copyright holder saying it may be distributed under the terms of this General Public License. The "Program", below, refers to any such program or work, and a "work based on the Program" means either the Program or any derivative work under copyright law: that is to say, a work containing the Program or a portion of it, either verbatim or with modifications and/or translated into another language. (Hereinafter, translation is included without limitation in the term "modification".) Each licensee is addressed as "you".

Activities other than copying, distribution and modification are not covered by this License; they are outside its scope. The act of running the Program is not restricted, and the output from the Program is covered only if its contents constitute a work based on the Program (independent of having been made by running the Program). Whether that is true depends on what the Program does.

1. You may copy and distribute verbatim copies of the Program's source code as you receive it, in any medium, provided that you conspicuously and appropriately publish on each copy an appropriate copyright notice and disclaimer of warranty; keep intact all the notices that refer to this License and to the absence of any warranty; and give any other recipients of the Program a copy of this License along with the Program.

You may charge a fee for the physical act of transferring a copy, and you may at your option offer warranty protection in exchange for a fee.

2. You may modify your copy or copies of the Program or any portion of it, thus forming a work based on the Program, and copy and distribute such modifications or work under the terms of Section 1 above, provided that you also meet all of these conditions:

a) You must cause the modified files to carry prominent notices stating that you changed the files and the date of any change.

b) You must cause any work that you distribute or publish, that in whole or in part contains or is derived from the Program or any part thereof, to be licensed as a whole at no charge to all third parties under the terms of this License.

c) If the modified program normally reads commands interactively when run, you must cause it, when started running for such interactive use in the most ordinary way, to print or display an announcement including an appropriate copyright notice and a notice that there is no warranty (or else, saying that you provide a warranty) and that users may redistribute the program under these conditions, and telling the user how to view a copy of this License. (Exception: if the Program itself is interactive but does not normally print such an announcement, your work based on the Program is not required to print an announcement.)

These requirements apply to the modified work as a whole. If identifiable sections of that work are not derived from the Program, and can be reasonably considered independent and separate works in themselves, then this License, and its terms, do not apply to those sections when you distribute them as separate works. But when you distribute the same sections as part of a whole which is a work based on the Program, the distribution of the whole must be on the terms of this License, whose permissions for other licensees extend to the entire whole, and thus to each and every part regardless of who wrote it.

Thus, it is not the intent of this section to claim rights or contest your rights to work written entirely by you; rather, the intent is to exercise the right to control the distribution of derivative or collective works based on the Program.

In addition, mere aggregation of another work not based on the Program with the Program (or with a work based on the Program) on a volume of a storage or distribution medium does not bring the other work under the scope of this License.

3. You may copy and distribute the Program (or a work based on it, under Section 2) in object code or executable form under the terms of Sections 1 and 2 above provided that you also do one of the following:

- a)** Accompany it with the complete corresponding machine-readable source code, which must be distributed under the terms of Sections 1 and 2 above on a medium customarily used for software interchange; or,
- b)** Accompany it with a written offer, valid for at least three years, to give any third party, for a charge no more than your cost of physically performing source distribution, a complete machine-readable copy of the corresponding source code, to be distributed under the terms of Sections 1 and 2 above on a medium customarily used for software interchange; or,
- c)** Accompany it with the information you received as to the offer to distribute corresponding source code. (This alternative is allowed only for noncommercial distribution and only if you received the program in object code or executable form with such an offer, in accord with Subsection b above.)

The source code for a work means the preferred form of the work for making modifications to it. For an executable work, complete source code means all the source code for all modules it contains, plus any associated interface definition files, plus the scripts used to control compilation and installation of the executable. However, as a special exception, the source code distributed need not include anything that is normally distributed (in either source or binary form) with the major components (compiler, kernel, and so on) of the operating system on which the executable runs, unless that component itself accompanies the executable.

If distribution of executable or object code is made by offering access to copy from a designated place, then offering equivalent access to copy the source code from the same place counts as distribution of the source code, even though third parties are not compelled to copy the source along with the object code.

4. You may not copy, modify, sublicense, or distribute the Program except as expressly provided under this License. Any attempt otherwise to copy, modify, sublicense or distribute the Program is void, and will automatically terminate your rights under this License. However, parties who have received copies, or rights, from you under this License will not have their licenses terminated so long as such parties remain in full compliance.

5. You are not required to accept this License, since you have not signed it. However, nothing else grants you permission to modify or distribute the Program or its derivative works. These actions are prohibited by law if you do not accept this License. Therefore, by modifying or distributing the Program (or any work based on the Program), you indicate your acceptance of this License to do so, and all its terms and conditions for copying, distributing or modifying the Program or works based on it.

6. Each time you redistribute the Program (or any work based on the Program), the recipient automatically receives a license from the original licensor to copy, distribute or modify the Program subject to these terms and conditions. You may not impose any further restrictions on the recipients' exercise of the rights granted herein. You are not responsible for enforcing compliance by third parties to this License.

7. If, as a consequence of a court judgment or allegation of patent infringement or for any other reason (not limited to patent issues), conditions are imposed on you (whether by court order, agreement or otherwise) that contradict the conditions of this License, they do not excuse you from the conditions of this License. If you cannot distribute so as to satisfy simultaneously your obligations under this License and any other pertinent obligations, then as a consequence you may not distribute the Program at all. For example, if a patent license would not permit royalty-free redistribution of the Program by all those who receive copies directly or indirectly through you, then the only way you could satisfy both it and this License would be to refrain entirely from distribution of the Program.

If any portion of this section is held invalid or unenforceable under any particular circumstance, the balance of the section is intended to apply and the section as a whole is intended to apply in other circumstances.

It is not the purpose of this section to induce you to infringe any patents or other property right claims or to contest validity of any such claims; this section has the sole purpose of protecting the integrity of the free software distribution system, which is implemented by public license practices. Many people have made generous contributions to the wide range of software distributed through that system in reliance

on consistent application of that system; it is up to the author/donor to decide if he or she is willing to distribute software through any other system and a licensee cannot impose that choice.

This section is intended to make thoroughly clear what is believed to be a consequence of the rest of this License.

8. If the distribution and/or use of the Program is restricted in certain countries either by patents or by copyrighted interfaces, the original copyright holder who places the Program under this License may add an explicit geographical distribution limitation excluding those countries, so that distribution is permitted only in or among countries not thus excluded. In such case, this License incorporates the limitation as if written in the body of this License.

9. The Free Software Foundation may publish revised and/or new versions of the General Public License from time to time. Such new versions will be similar in spirit to the present version, but may differ in detail to address new problems or concerns.

Each version is given a distinguishing version number. If the Program specifies a version number of this License which applies to it and "any later version", you have the option of following the terms and conditions either of that version or of any later version published by the Free Software Foundation. If the Program does not specify a version number of this License, you may choose any version ever published by the Free Software Foundation.

10. If you wish to incorporate parts of the Program into other free programs whose distribution conditions are different, write to the author to ask for permission. For software which is copyrighted by the Free Software Foundation, write to the Free Software Foundation; we sometimes make exceptions for this. Our decision will be guided by the two goals of preserving the free status of all derivatives of our free software and of promoting the sharing and reuse of software generally.

NO WARRANTY

11. BECAUSE THE PROGRAM IS LICENSED FREE OF CHARGE, THERE IS NO WARRANTY FOR THE PROGRAM, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE PROGRAM "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE PROGRAM IS WITH YOU. SHOULD THE PROGRAM PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.

12. IN NO EVENT UNLESS REQUIRED BY APPLICABLE LAW OR AGREED TO IN WRITING WILL ANY COPYRIGHT HOLDER, OR ANY OTHER PARTY WHO MAY MODIFY AND/OR REDISTRIBUTE THE PROGRAM AS PERMITTED ABOVE, BE LIABLE TO YOU FOR DAMAGES, INCLUDING ANY GENERAL, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE PROGRAM (INCLUDING BUT NOT LIMITED TO LOSS OF DATA OR DATA BEING RENDERED INACCURATE OR LOSSES SUSTAINED BY YOU OR THIRD PARTIES OR A FAILURE OF THE PROGRAM TO OPERATE WITH ANY OTHER PROGRAMS), EVEN IF SUCH HOLDER OR OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

END OF TERMS AND CONDITIONS

How to Apply These Terms to Your New Programs

If you develop a new program, and you want it to be of the greatest possible use to the public, the best way to achieve this is to make it free software which everyone can redistribute and change under these terms.

To do so, attach the following notices to the program. It is safest to attach them to the start of each source file to most effectively convey the exclusion of warranty; and each file should have at least the "copyright" line and a pointer to where the full notice is found.

one line to give the program's name and an idea of what it does.

Copyright (C) yyyy name of author

This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.

This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.

You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

Also add information on how to contact you by electronic and paper mail.

If the program is interactive, make it output a short notice like this when it starts in an interactive mode:

```
Gnomovision version 69, Copyright (C) year name of author
Gnomovision comes with ABSOLUTELY NO WARRANTY; for details
type `show w'. This is free software, and you are welcome
to redistribute it under certain conditions; type `show c'
for details.
```

The hypothetical commands ``show w'` and ``show c'` should show the appropriate parts of the General Public License. Of course, the commands you use may be called something other than ``show w'` and ``show c'`; they could even be mouse-clicks or menu items--whatever suits your program.

You should also get your employer (if you work as a programmer) or your school, if any, to sign a "copyright disclaimer" for the program, if necessary. Here is a sample; alter the names:

```
Yoyodyne, Inc., hereby disclaims all copyright
interest in the program `Gnomovision'
(which makes passes at compilers) written
by James Hacker.
```

```
signature of Ty Coon, 1 April 1989
Ty Coon, President of Vice
```

This General Public License does not permit incorporating your program into proprietary programs. If your program is a subroutine library, you may consider it more useful to permit linking proprietary applications with the library. If this is what you want to do, use the GNU Lesser General Public License instead of this License.

Legal notices

By using this documentation you agree to our terms and conditions of use. Nordic Semiconductor may change these terms and conditions at any time without notice.

Liability disclaimer

Nordic Semiconductor ASA reserves the right to make changes without further notice to the product to improve reliability, function, or design. Nordic Semiconductor ASA does not assume any liability arising out of the application or use of any product or circuits described herein.

Nordic Semiconductor ASA does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. If there are any discrepancies, ambiguities or conflicts in Nordic Semiconductor's documentation, the Product Specification prevails.

Nordic Semiconductor ASA reserves the right to make corrections, enhancements, and other changes to this document without notice.

Customer represents that, with respect to its applications, it has all the necessary expertise to create and implement safeguards that anticipate dangerous consequences of failures, monitor failures and their consequences, and lessen the likelihood of failures that might cause harm, and to take appropriate remedial actions.

Nordic Semiconductor ASA assumes no liability for applications assistance or the design of customers' products. Customers are solely responsible for the design, validation, and testing of its applications as well as for compliance with all legal, regulatory, and safety-related requirements concerning its applications.

Nordic Semiconductor ASA's products are not designed for use in life-critical medical equipment, support appliances, devices, or systems where malfunction of Nordic Semiconductor ASA's products can reasonably be expected to result in personal injury. Customer may not use any Nordic Semiconductor ASA's products in life-critical medical equipment unless adequate design and operating safeguards by customer's authorized officers have been made. Customer agrees that prior to using or distributing any life-critical medical equipment that include Nordic Semiconductor ASA's products, customer will thoroughly test such systems and the functionality of such products as used in such systems.

Customer will fully indemnify Nordic Semiconductor ASA and its representatives against any damages, costs, losses, and/or liabilities arising out of customer's non-compliance with this section.

RoHS and REACH statement

Refer to www.nordicsemi.com for complete hazardous substance reports, material composition reports, and latest version of Nordic's RoHS and REACH statements.

Trademarks

All trademarks, service marks, trade names, product names, and logos appearing in this documentation are the property of their respective owners.

Copyright notice

© 2023 Nordic Semiconductor ASA. All rights are reserved. Reproduction in whole or in part is prohibited without the prior written permission of the copyright holder.

