

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees




Data Sheet October 2013


N-Channel Logic Level UltraFET Power MOSFET 60 V, 33 A, 35 m Ω

Packaging

JEDEC TO-220AB



Symbol



Absolute Maximum Ratings T_C = 25°C, Unless Otherwise Specified

Features

- Ultra Low On-Resistance
 - $r_{DS(ON)} = 0.030\Omega$, $V_{GS} = 10V$
 - $r_{DS(ON)} = 0.035\Omega$, $V_{GS} = 5V$
- · Simulation Models
 - Temperature Compensated PSPICE® and SABER™ Electrical Models
 - Spice and SABER Thermal Impedance Models
 - www.fairchildsemi.com
- · Peak Current vs Pulse Width Curve
- UIS Rating Curve
- Switching Time vs R_{GS} Curves

Ordering Information

PART NUMBER	PACKAGE	BRAND		
HUF76423P3	TO-220AB	76423P		

300

260

	HUF76423P3	UNITS
Drain to Source Voltage (Note 1)V _{DSS}	60	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1)	60	V
Gate to Source Voltage	±16	V
Drain Current		
Continuous ($T_C=25^{\circ}C$, $V_{GS}=5V$)	33	Α
Continuous (T _C = 25°C, V _{GS} = 10V) (Figure 2)	35	Α
Continuous (T_C = 100°C, V_{GS} = 5V)	23	Α
Continuous (T _C = 100 ^o C, V _{GS} = 4.5V) (Figure 2)	22	Α
Pulsed Drain Current	Figure 4	
Pulsed Avalanche Rating	Figures 6, 17, 18	
Power Dissipation	85	W
Derate Above 25°C	0.567	W/oC
Operating and Storage Temperature	-55 to 175	°C
Maximum Temperature for Soldering		

1. $T_J = 25^{\circ}C$ to $150^{\circ}C$.

NOTES:

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Product reliability information can be found at http://www.fairchildsemi.com/products/discrete/reliability/index.html For severe environments, see our Automotive HUFA series.

All Fairchild semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

HUF76423P3


$\textbf{Electrical Specifications} \hspace{0.5cm} \textbf{T}_{C} = 25^{o}\text{C, Unless Otherwise Specified}$

OFF STATE SPECIFICATIONS Drain to Source Breakdown Voltage BVDSS ID = 250µA, VGS = 0V (Figure 12) 60 . . V Zero Gate Voltage Drain Current IDSS VDS = 55V, VGS = 0V 	PARAMETER	SYMBOL	TEST	CONDITIONS	MIN	TYP	MAX	UNITS
The properties of the prope	OFF STATE SPECIFICATIONS				'	+		+
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Drain to Source Breakdown Voltage	BV _{DSS}	$I_D = 250 \mu A, V_{GS} = 0$	V (Figure 12)	60	-	-	V
Vos = 50V, Vos = 0V, Tc = 150°C			$I_D = 250 \mu A, V_{GS} = 0$	V , T _C = -40 ^o C (Figure 12)	55	-	-	V
Gate to Source Leakage Current I _{SSS} V _{SS} = ±16V	Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 55V, V_{GS} = 0V$	V	-	-	1	μΑ
ON STATE SPECIFICATIONS Gate to Source Threshold Voltage VGS(TH) VGS = VDS, ID = 250µA (Figure 11) 1 - 3 V Drain to Source On Resistance IDS(ON) ID = 35A, VGS = 10V (Figure 9) - 0.022 0.033 Ω Ω 0.032 0.032 0.033 Ω Ω 0.032 0.032 0.033 Ω Ω 0.032 0.032 <td></td> <td></td> <td colspan="2">20 00</td> <td>-</td> <td>-</td> <td>250</td> <td>μΑ</td>			20 00		-	-	250	μΑ
Page Vas V	Gate to Source Leakage Current	I _{GSS}	$V_{GS} = \pm 16V$		-	-	±100	nA
Description	ON STATE SPECIFICATIONS							Ш
Data	Gate to Source Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 250$	μΑ (Figure 11)	1	-	3	V
THERMAL SPECIFICATIONS	Drain to Source On Resistance		I _D = 35A, V _{GS} = 10V	(Figures 9, 10)	-	0.025	0.030	Ω
Thermal Resistance Junction to Case ReJC ReJA TO-220 ReJA To-220 ReJA To-220 ReJA Resistance Junction to ReJA ReJA ReJA Resistance Junction to ReJA R		, ,	I _D = 23A, V _{GS} = 5V (Figure 9)	-	0.029	0.035	Ω
Thermal Resistance Junction to Case R _{BJC} TO-220 TO-220					-	0.032	0.038	Ω
Thermal Resistance Junction to Ambient ReJA Ambient RelA A	THERMAL SPECIFICATIONS	 			1	+	1	+
Thermal Resistance Junction to Ambient ReJA Ambient RelA A	Thermal Resistance Junction to Case	$R_{ heta JC}$	TO-220		-	-	1.76	oC/W
Turn-On Time			_		-	-	62	°C/W
Turn-On Delay Time td(ON) (Figures 15, 21, 22)	SWITCHING SPECIFICATIONS (VGS =	= 4.5V)						Ш
Figures 15, 21, 22	Turn-On Time	ton			-	-	245	ns
Time	Turn-On Delay Time	t _d (ON)			-	12	-	ns
Fall Time	Rise Time				-	147	-	ns
$ \begin{array}{ c c c c c } \hline {\sf Fall Time} & & t_0 \\ \hline {\sf Turn-Off Time} & & t_0 \\ \hline {\sf Turn-Off Time} & & t_0 \\ \hline {\sf SWITCHING SPECIFICATIONS (V_{GS} = 10V)} \\ \hline {\sf Turn-On Time} & & t_0 \\ \hline {\sf Turn-On Time} & & t_0 \\ \hline {\sf Turn-On Delay Time} & & t_0 \\ \hline {\sf Rise Time} & & t_1 \\ \hline {\sf Turn-Off Delay Time} & & t_0 \\ \hline {\sf Rise Time} & & t_1 \\ \hline {\sf Turn-Off Delay Time} & & t_1 \\ \hline {\sf Turn-Off Delay Time} & & t_1 \\ \hline {\sf Turn-Off Delay Time} & & t_1 \\ \hline {\sf Turn-Off Time} & & t_1 \\ \hline {\sf Turn-Off Time} & & t_0 \\ \hline {\sf Cafe Charge SPECIFICATIONS} \\ \hline {\sf Total Gate Charge} & Q_g(Ton) & V_{GS} = 0V to 10V & V_{DD} = 30V, & & & & & & & & & & & & & & & & & & &$	Turn-Off Delay Time	t _{d(OFF)}			-	32	-	ns
	Fall Time				-	50	-	ns
	Turn-Off Time	t _{OFF}			-	-	125	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SWITCHING SPECIFICATIONS (VGS =	= 10V)				1		.1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-On Time	ton	$V_{GS} = 10V$,		-	-	140	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-On Delay Time	t _d (ON)			-	7	-	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Rise Time					85	-	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-Off Delay Time	t _{d(OFF)}			-	47	-	ns
	Fall Time				-	76	-	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-Off Time	tOFF			/ -	-	185	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	GATE CHARGE SPECIFICATIONS			9				Ш
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Total Gate Charge	Q _{g(TOT)}	V _{GS} = 0V to 10V		-	28	34	nC
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Gate Charge at 5V		$V_{GS} = 0V \text{ to } 5V$ $I_{D} = 23A,$ $I_{g(REF)} = 1.0\text{mA}$	-	15	18	nC	
Gate to Source Gate Charge Q_{gs} $-$ 3.5 - nC Gate to Drain "Miller" Charge Q_{gd} $-$ 7 - nC CAPACITANCE SPECIFICATIONS Input Capacitance C_{ISS} $V_{DS} = 25V, V_{GS} = 0V, f = 1060$ - pF Output Capacitance C_{OSS} $f = 1MHz$ F_{ISI} F_{ISI	Threshold Gate Charge			-	1.2	1.5	nC	
Gate to Drain "Miller" Charge Q_{gd} - 7 - nC CAPACITANCE SPECIFICATIONS Input Capacitance C_{ISS} $V_{DS} = 25V, V_{GS} = 0V,$ - 1060 - pF Output Capacitance C_{OSS} $f = 1MHz$ (Figure 13)	Gate to Source Gate Charge			-	3.5	-	nC	
CAPACITANCE SPECIFICATIONS Input Capacitance CISS VDS = 25V, VGS = 0V, f = 1060 - pF Output Capacitance Coss f = 1MHz (Figure 13) - 315 - pF	Gate to Drain "Miller" Charge	_			-	7	-	nC
Output Capacitance Coss f = 1MHz - 315 - pF	CAPACITANCE SPECIFICATIONS	J.		1				
Output Capacitance Coss f = 1MHz - 315 - pF	Input Capacitance	C _{ISS}	V _{DS} = 25V, V _{GS} = 0V	V,	-	1060	-	pF
(Figure 13)	Output Capacitance		f = 1MHz		-	315	-	pF
	Reverse Transfer Capacitance				-	65	-	pF

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V_{SD}	I _{SD} = 23A	-	-	1.25	V
		I _{SD} = 11.5A	-	-	1.0	V
Reverse Recovery Time	t _{rr}	$I_{SD} = 23A$, $dI_{SD}/dt = 100A/\mu s$	-	-	80	ns
Reverse Recovered Charge	Q_{RR}	$I_{SD} = 23A$, $dI_{SD}/dt = 100A/\mu s$	-	-	205	nC

Typical Performance Curves



40 40 V_{GS} = 10V V_{GS} = 4.5V V_{GS} = 4.5V T_C, CASE TEMPERATURE (°C)

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. PEAK CURRENT CAPABILITY

Typical Performance Curves (Continued)




FIGURE 5. FORWARD BIAS SAFE OPERATING AREA




FIGURE 7. TRANSFER CHARACTERISTICS





FIGURE 9. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT



NOTE: Refer to Fairchild Application Notes AN9321 and AN9322.

FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




FIGURE 8. SATURATION CHARACTERISTICS




FIGURE 10. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

Typical Performance Curves (Continued)




FIGURE 11. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 13. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 15. SWITCHING TIME vs GATE RESISTANCE





FIGURE 12. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE



NOTE: Refer to Fairchild Application Notes AN7254 and AN7260.

FIGURE 14. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT




FIGURE 16. SWITCHING TIME vs GATE RESISTANCE

Test Circuits and Waveforms




FIGURE 17. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 18. UNCLAMPED ENERGY WAVEFORMS




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS




FIGURE 21. SWITCHING TIME TEST CIRCUIT





FIGURE 22. SWITCHING TIME WAVEFORM

PSPICE Electrical Model

.SUBCKT HUF76423 2 1 3; rev 7 September 1999

CA 12 8 1.46e-9 CB 15 14 1.46e-9 CIN 6 8 1.0e-9



NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

©2001 Fairchild Semiconductor Corporation HUF76423P3 Rev. C0

.ENDS

SABER Electrical Model

```
REV 7 September 1999
template huf76423 n2,n1,n3
electrical n2,n1,n3
var i iscl
d..model dbodymod = (is = 6.3e-13, xti = 4.3, cjo = 1.28e-9, tt = 5.1e-8, m = 0.50)
d..model dbreakmod = ()
d..model dplcapmod = (cjo = 9.5e-10, is = 1e-30, n = 10, m = 0.82)
m..model mmedmod = (type=_n, vto = 2.10, kp = 6, is = 1e-30, tox = 1)
m..model mstrongmod = (type=_n, vto = 2.45, kp = 60.5, is = 1e-30, tox = 1)
m..model mweakmod = (type=_n, vto = 1.79, kp = 0.13, is = 1e-30, tox = 1)
                                                                                                                                LDRAIN
sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -4.8, voff = -2.8)
                                                                                 DPLCAP
                                                                                                                                          DRAIN
sw_vcsp..model s1bmod = (ron =1e-5, roff = 0.1, von = -2.8, voff = -4.8)
                                                                              10
sw_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = -0.6, voff = 0.5)
                                                                                                                               RLDRAIN
sw_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = 0.5, voff = -0.6)
                                                                                              RSLC1
                                                                                                          RDBREAK
c.ca n12 n8 = 1.46e-9
                                                                               RSLC2 ≥
                                                                                                                   72
c.cb n15 n14 = 1.46e-9
                                                                                                                               RDBODY
                                                                                                ISCL
c.cin n6 n8 = 1.0e-9
                                                                                                            DBREAK _
d.dbody n7 n71 = model=dbodymod
                                                                                              RDRAIN
d.dbreak n72 n11 = model=dbreakmod
                                                                            6
8
                                                                      ESG
                                                                                                                    11
d.dplcap n10 n5 = model=dplcapmod
                                                                                  EVTHRES
                                                                                                  16
                                                                                              21
                                                                                     1<u>9</u>
8
                                                                                                              MWEAK
i.it n8 n17 = 1
                                                   LGATE
                                                                    EVTEMP
                                                                                                                               DBODY
                                                            RGATE
                                          GATE
                                                                                                              EBREAK
I.ldrain n2 n5 = 1.0e-9
                                                                                                    MMED
                                                                   20
I.lgate n1 n9 = 5.5e-9
                                                                                          I<del><</del>_MSTR
                                                  RLGATE
I.Isource n3 n7 = 4.4e-9
                                                                                                                               LSOURCE
                                                                                        CIN
                                                                                                                                         SOURCE
                                                                                                  8
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
                                                                                                             RSOURCE
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
                                                                                                                              RLSOURCE
                                                                               S2A
res.rbreak n17 n18 = 1, tc1 = 1.2e-3, tc2 = -5.0e-7
                                                                                                                  RBREAK
res.rdbody n71 n5 = 6.8e-3, tc1 = 1e-3, tc2 = 1e-6
                                                                                                              17
res.rdbreak n72 n5 = 2.9e-1, tc1 = 1e-4, tc2 = 0
                                                                                                                             RVTEMP
res.rdrain n50 n16 = 7.0e-3, tc1 = 1.3e-2, tc2 = 3.1e-5
                                                                               o S2B
res.rgate n9 n20 = 3.6
                                                                                       CB
                                                              CA
res.rldrain n2 n5 = 10
                                                                                                            ΙT
res.rlgate n1 n9 = 55
                                                                                                                               VBAT
res.rlsource n3 n7 = 44
                                                                        EGS
                                                                                    EDS
res.rslc1 n5 n51 = 1e-6, tc1 = 5.5e-3, tc2 = 7.0e-6
                                                                                                          8
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 1.45e-2, tc1 = 1e-3, tc2 = 1e-6
                                                                                                                 RVTHRES
res.rvtemp n18 n19 = 1, tc1 = -1.7e-3, tc2 = 8.0e-7
res.rvthres n22 n8 = 1, tc1 = -1.8e-3, tc2 = -5.8e-6
spe.ebreak n11 n7 n17 n18 = 66.0
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
spe.evthres n6 n21 n19 n8 = 1
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
i (n51->n50) +=iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/100))** 3.5))
```

SPICE Thermal Model

REV 1 September 1999

HUF76423T


CTHERM1 th 6 1.40e-3
CTHERM2 6 5 8.30e-3
CTHERM3 5 4 7.00e-3
CTHERM4 4 3 3.20e-3
CTHERM5 3 2 1.50e-2
CTHERM6 2 tl 1.10

RTHERM1 th 6 1.20e-2
RTHERM2 6 5 2.99e-2
RTHERM3 5 4 8.43e-2
RTHERM4 4 3 4.73e-1
RTHERM5 3 2 7.14e-1
RTHERM6 2 tl 9.47e-2

SABER Thermal Model

SABER thermal model HUF76423T

template thermal_model th tl thermal_c th, tl $\{$ ctherm.ctherm1 th 6=1.40e-3 ctherm.ctherm2 6.5=8.30e-3 ctherm.ctherm3 5.4=7.00e-3 ctherm.ctherm4 4.3=3.20e-3 ctherm.ctherm5 3.2=1.50e-2 ctherm.ctherm6 2.tl=1.10 rtherm.rtherm1 th 6=1.20e-2 rtherm.rtherm2 6.5=2.99e-2 rtherm.rtherm3 5.4=8.43e-2 rtherm.rtherm4 4.3=4.73e-1 rtherm.rtherm5 3.2=7.14e-1 rtherm.rtherm6 2.tl=9.47e-2





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower^T AX-CAP® BitSiC™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL™

Current Transfer Logic™ DEUXPEED® Dual Cool™ EcoSPARK® EfficentMax™ ESBC™

Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FAST® FastvCore™ FETBench™ **FPS™**

F-PFS™ FRFFT® Global Power ResourceSM

GreenBridge™ Green FPŠ™ Green FPS™ e-Series™

G*max*™ GTO™ IntelliMAX™ ISOPLANAR™ Marking Small Speakers Sound Louder

and Better™ MegaBuck™

MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ mWSaver® OptoHiT™ **OPTOLOGIC®** OPTOPLANAR®

 $(1)_{\mathbb{R}}$ PowerTrench® PowerXS™

Programmable Active Droop™

OFET[©] OS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™

SmartMax™ SMART START™

Solutions for Your Success™

SPM® STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™

SYSTEM ®* TinyBoost[®] TinyBuck[®] TinyCalc™ TinyLogic[®] TINYOPTO™ TinvPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™

TRUECURRENT®*

Sync-Lock™

UHC® Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XSTM

μSerDes™

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE
EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 166

HUF76423P3 Rev. C0 ©2001 Fairchild Semiconductor Corporation

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

Phone: 81-3-5817-1050

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative