
SLFS047B - FEBRUARY 1984 - REVISED SEPTEMBER 1997

- Very Low Power Consumption . . . 2 mW Typ at V<sub>DD</sub> = 5 V
- Capable of Operation in Astable Mode
- CMOS Output Capable of Swinging Rail to Rail
- High Output-Current Capability Sink 100 mA Typ Source 10 mA Typ
- Output Fully Compatible With CMOS, TTL, and MOS
- Low Supply Current Reduces Spikes During Output Transitions
- Single-Supply Operation From 2 V to 15 V
- Functionally interchangeable With the NE556; Has Same Pinout

#### description

The TLC556 series are monolithic timing circuits fabricated using the TI LinCMOS<sup>™</sup> process, which provides full compatibility with CMOS, TTL, and MOS logic and operates at frequencies up to 2 MHz. Accurate time delays and oscillations are possible with smaller, less-expensive timing capacitors than the NE556 because of the high input impedance. Power consumption is low across the full range of power supply voltages.

Like the NE556, the TLC556 has a trigger level approximately one-third of the supply voltage and





a threshold level approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set and the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flip-flop is reset and the output is low. The reset input can override all other inputs and can be used to initiate a new timing cycle. If the reset input is low, the flip-flop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between the discharge terminal and ground.

While the CMOS output is capable of sinking over 100 mA and sourcing over 10 mA, the TLC556 exhibits greatly reduced supply-current spikes during output transitions. This minimizes the need for the large decoupling capacitors required by the NE556.

These devices have internal electrostatic-discharge (ESD) protection circuits that prevent catastrophic failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015. However, care should be exercised in handling these devices, as exposure to ESD may result in degradation of the device parametric performance.

All unused inputs should be tied to an appropriate logic level to prevent false triggering.

The TLC556C is characterized for operation from 0°C to 70°C. The TLC556I is characterized for operation from -40°C to 85°C. The TLC556M is characterized for operation over the full military temperature range of -55°C to 125°C.

LinCMOS is a trademark of Texas Instruments Incorporated.



SLFS047B - FEBRUARY 1984 - REVISED SEPTEMBER 1997


	AVAILABLE OPTIONS											
т.	Vaa		CHIP FORM									
T <sub>A</sub> RANGE	V <sub>DD</sub> RANGE	SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	(Y)						
O°C to 70°C	2 V to 18 V	TLC556CD			TLC556CN	TLC556Y						
−4O°C to 85°C	3 V to 18 V	TLC556ID			TLC556IN							
−55°C to 125°C	5 V to 18 V	TLC556MD	TLC556MFK	TLC556MJ	TLC556MN							

The D package is available taped and reeled. Add the suffix R to the device type (e.g., TLC556CDR).

FUNCTION TABLE											
RESET VOLTAGE <sup>†</sup>	TRIGGER VOLTAGE <sup>†</sup>	THRESHOLD VOLTAGE <sup>†</sup>	OUTPUT	DISCHARGE SWITCH							
< MIN	Irrelevant	Irrelevant	L	On							
> MAX	< MIN	Irrelevant	Н	Off							
>MAX	>MAX	>MAX	L	On							
> MAX	> MAX	< MIN	As previously established								

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under electrical characteristics.

### functional block diagram (each timer)



RESET can override TRIG and THRES. TRIG can override THRES.


Pin numbers shown are for the D, J, or N packages.



SLFS047B - FEBRUARY 1984 - REVISED SEPTEMBER 1997

#### **TLC556Y chip information**

These chips, properly assembled, display characteristics similar to the TLC556 (see electrical table). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





SLFS047B - FEBRUARY 1984 - REVISED SEPTEMBER 1997

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)

		TLC556C	TLC556I	TLC556M	UNIT			
Supply voltage, V <sub>DD</sub> (see Note 1)		18	18	18	V			
Input voltage range, VI		-0.3 to V <sub>DD</sub>	0.3 to V_{DD} $-0.3$ to V_{DD} $-0.3$ to V_{DD} V					
Sink current, discharge or output		150	150	150	mA			
Source current, output	15 15				mA			
Continuous total power dissipation		See Dissipation Rating Table						
Operating free-air temperature range		0 to 70	-40 to 85	-55 to 125	°C			
Storage temperature range		-65 to 150	-65 to 150	-65 to 150	°C			
Case temperature for 60 seconds	FK package			260				
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	J package			300	°C			
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D or N package	260	260					

NOTE 1: All voltage values are with respect to network ground terminal.

#### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW	N/A
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW	N/A

### recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>		2	15	V
	TLC556C	0	70	
Operating free-air temperature range, TA	TLC556I	-40	85	°C
	TLC556M	-55	125	



## TLC556, TLC556Y DUAL LinCMOS<sup>™</sup> TIMERS

SLFS047B – FEBRUARY 1984 – REVISED SEPTEMBER 1997

electrical characteristics at specified free-air temperature, V <sub>DD</sub> = 2 V for TLC556C, V <sub>DD</sub> = 3 V for	
TLC556I	

		TEST	<b>T</b> , †	Т	LC556C		1	LC556I		115.07	
	PARAMETER	CONDITIONS	Τ <sub>Α</sub> †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
\/			25°C	0.95	1.33	1.65	1.6	2	2.4	V	
VIT	Input threshold voltage		Full range	0.85		1.75	1.5		2.5	v	
	Three held evene of		25°C		10			10		- 4	
	Threshold current		MAX		75			150		pА	
Maria	Triagar voltage		25°C	0.4	0.67	0.95	0.71	1	1.29	V	
V(trigger)	Trigger voltage		Full range	0.3		1.05	0.61		1.39	v	
L	Triagon ourroot		25°C		10			10		~ ^	
l(trigger)	Trigger current		MAX		75			150		pА	
Mr	Depart valtage		25°C	0.4	1.1	1.5	0.4	1.1	1.5	V	
V(reset)	Reset voltage		Full range	0.3		1.8	0.3		1.8	v	
le a	Depert company		25°C		10			10		24	
l(reset)	Reset current		MAX		75			150		рА	
	Control voltage (open circuit) as a percentage of supply voltage		MAX		66.7%			66.7%			
	Discharge switch on-state volt-		25°C		0.04	0.2		0.03	0.2	M	
	age	I <sub>OL</sub> = 1 mA	Full range			0.25			0.375	V	
	Discharge switch off-state cur-		25°C		0.1			0.1		nA	
	rent		MAX		0.5			120		nA	
Varia		1au 200 u A	25°C	1.5	1.9		1.5	1.9		V	
VOH	High-level output voltage	I <sub>OH</sub> = -300 μA	Full range	1.5			2.5			v	
Max		1	25°C		0.07	0.3		0.07	0.3	V	
VOL	Low-level output voltage	$I_{OL} = 1 \text{ mA}$	Full range			0.35			0.4	V	
1	Cumple summert	Cas Nata 2	25°C		130	500		130	500		
DD	Supply current	See Note 2	Full range			800			1000	μA	

<sup>†</sup> Full range is 0°C to 70°C for TLC556C and -40°C to 85°C for TLC556I.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.



SLFS047B - FEBRUARY 1984 - REVISED SEPTEMBER 1997

## electrical characteristics at specified free-air temperature, $V_{DD}$ = 5 V

		TEST	- +	Т	LC556C			TLC556I		Т	LC556M		
	PARAMETER	CONDITIONS	τ <sub>A</sub> †	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Input threshold		25°C	2.8	3.3	3.8	2.8	3.3	3.8	2.8	3.3	3.8	
VIT	voltage		Full range	2.7		3.9	2.7		3.9	2.7		3.9	V
	<b>T</b>		25°C		10			10			10		
	Threshold current		MAX		75			150			5000		рА
	T-i		25°C	1.36	1.66	1.96	1.36	1.66	1.96	1.36	1.66	1.96	v
V(trigger)	Trigger voltage		Full range	1.26		2.06	1.26		2.06	1.26		2.06	V
	Triana		25°C		10			10			10		- 4
I(trigger)	Trigger current		MAX		75			150			5000		pА
	Dependencia		25°C	0.4	1.1	1.5	0.4	1.1	1.5	0.4	1.1	1.5	v
V <sub>(reset)</sub>	Reset voltage		Full range	0.3		1.8	0.3		1.8	0.3		1.8	V
	Reset current		25°C		10			10			10		
I(reset)	Reset current		MAX		75			150			5000		рA
	Control voltage (open circuit) as a percentage of supply voltage		MAX		66.7%			66.7%			66.7%		
	Discharge switch	10	25°C		0.15	0.5		0.15	0.5		0.15	0.5	v
	on-state voltage	IOL = 10 mA	Full range			0.6			0.6		0.6		V
	Discharge switch		25°C		0.1			0.1			0.1		nA
	off-state current		MAX		0.5			2			120		ΠA
	High-level output	1	25°C	4.1	4.8		4.1	4.8		4.1	4.8		V
VOH	voltage	I <sub>OH</sub> = -1 mA	Full range	4.1			4.1			4.1			V
			25°C		0.21	0.4		0.21	0.4		0.21	0.4	
		I <sub>OL</sub> = 8 mA	Full range			0.5			0.5			0.6	
Va	Low-level output		25°C		0.13	0.3		0.13	0.3		0.13	0.3	V
VOL	voltage	I <sub>OL</sub> = 5 mA	Full range			0.4			0.4			0.45	V
			25°C		0.08	0.3		0.08	0.3		0.08	0.3	
		IOL = 3.2 mA	Full range			0.35			0.35			0.4	
	Supply current	See Note 2	25°C		340	700		340	700		340	700	μA
DD	Supply current	Full rar	Full range			1000			1200			1400	μΑ

<sup>†</sup> Full range is 0°C to 70°C for TLC556C, -40°C to 85°C for TLC556I, and -55°C to 125°C for TLC556M.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.



## TLC556, TLC556Y DUAL LinCMOS<sup>™</sup> TIMERS

SLFS047B - FEBRUARY 1984 - REVISED SEPTEMBER 1997

		TEST	- +	1	LC556C			TLC556I		Т	TLC556M		
	PARAMETER	CONDITIONS	τ <sub>A</sub> †	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
			25°C	9.45	10	10.55	9.45	10	10.55	9.45	10	10.55	V
VIT	Input threshold voltage		Full range	9.35		10.65	9.35		10.65	9.35		10.65	v
	<b>T</b> I I I I I I		25°C		10			10			10		
	Threshold current		MAX		75			150			5000		рA
	Triaganualtaga		25°C	4.65	5	5.35	4.65	5	5.35	4.65	5	5.35	V
V(trigger)	Trigger voltage		Full range	4.55		5.45	4.55		5.45	4.55		5.45	v
L	Trigger current		25°C		10			10			10		-
(trigger)	ringger current		MAX		75			150			5000		рA
Maria a	Reset voltage		25°C	0.4	1.1	1.5	0.4	1.1	1.5	0.4	1.1	1.5	V
V(reset)	Reservollage		Full range	0.3		1.8	0.3		1.8	0.3		1.8	v
le o	Paget ourrant		25°C		10			10			10		pА
I(reset)	Reset current		MAX		75			150			5000		рА
	Control voltage (open circuit) as a percent- age of supply voltage		MAX		66.7%			66.7%			66.7%		
	Discharge switch on-	I <sub>OL</sub> = 100 mA	25°C		0.8	1.7		0.8	1.7		0.8	1.7	1.7 V
	state voltage		Full range			1.8			1.8			1.8	v
	Discharge switch off-		25°C		0.1			0.1			0.1		nA
	state current		MAX		0.5			2			120		ΠA
		I <sub>OH</sub> = -10 mA	25°C	12.5	14.2		12.5	14.2		12.5	14.2		
		OH = -10  mA	Full range	12.5			12.5			12.5			
Vон	High-level output	I <sub>OH</sub> = -5 mA	25°C	13.5	14.6		13.5	14.6		13.5	14.6		v
VОН	voltage	OH = -3 IIIA	Full range	13.5			13.5			13.5			v
		I <sub>OH</sub> = -1 mA	25°C	14.2	14.9		14.2	14.9		14.2	14.9		
		OH = -1 MA	Full range	14.2			14.2			14.2			
		I <sub>OL</sub> = 100 mA	25°C		1.28	3.2		1.28	3.2		1.28	3.2	
			Full range			3.6			3.7			3.8	
Ve	Low-level output	lot = 50  mA	25°C		0.63	1		0.63	1		0.63	1	v
VOL	voltage	I <sub>OL</sub> = 50 mA	Full range			1.3			1.4			1.5	v
		101 - 10 mA	25°C		0.12	0.3		0.12	0.3		0.12	0.3	
		I <sub>OL</sub> = 10 mA	Full range			0.4			0.4			0.45	
	Supply current	See Note 2	25°C		0.72	1.2		0.72	1.2		0.72	1.2	~^^
DD	Supply current	See Note 2	Full range			1.6			1.8			2	mA

<sup>†</sup> Full range is 0°C to 70°C for TLC556C, -40°C to 85°C for TLC556I, and -55°C to 125°C for TLC556M.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.



SLFS047B - FEBRUARY 1984 - REVISED SEPTEMBER 1997

### electrical characteristics, $V_{DD} = 5 V$ , $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIT	Input threshold voltage		2.8	3.3	3.8	V
	Threshold current			10		pА
V <sub>(trigger)</sub>	Trigger voltage		1.36	1.66	1.96	V
I(trigger)	Trigger current			10		pА
V <sub>(reset)</sub>	Reset voltage		0.4	1.1	1.5	V
I(reset)	Reset current			10		pА
	Discharge switch on-state voltage	I <sub>OL</sub> = 10 mA		0.15	0.5	V
	Discharge switch off-state current			0.1		nA
VOH	High-level output voltage	I <sub>OH</sub> = -1 mA	4.1	4.8		V
		I <sub>OL</sub> = 8 mA		0.21	0.4	
VOL	Low-level output voltage	I <sub>OL</sub> = 5 mA		0.13	0.3	V
V(reset)     Reset voltage       I(reset)     Reset current       Discharge switch on-state volt       Discharge switch off-state cur       VOH     High-level output voltage		I <sub>OL</sub> = 2.1 mA		0.08	0.3	
IDD	Supply current	See Note 2		3.40	700	μA

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.

## operating characteristics, $V_{DD}$ = 5 V, $T_A$ = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
	Initial error of timing interval <sup>†</sup>	$V_{DD} = 5 V \text{ to } 15 V,$	$R_A = R_B = 1 \ k\Omega$ to 100 $k\Omega$		1%	3%	
	Supply voltage sensitivity of timing interval	C <sub>T</sub> = 0.1 μF,	See Note 3		0.1	0.5	%/V
tr	Output pulse rise time	R <sub>I</sub> = 10 MΩ,	Cu - 10 pE		20	75	-
tf	Output pulse fall time	$K_{L} = 10 \text{ IVIS2},$	C <sub>L</sub> = 10 pF		15	60	ns
f <sub>max</sub>	Maximum frequency in astable mode	R <sub>A</sub> = 470 Ω, C <sub>T</sub> = 200 pF,	R <sub>B</sub> = 200 Ω, See Note 3	1.2	2.1		MHz

<sup>†</sup> Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run.

NOTE 3:  $R_A$ ,  $R_B$ , and  $C_T$  are as defined in Figure 3.



## TLC556, TLC556Y DUAL LinCMOS<sup>™</sup> TIMERS

SLFS047B - FEBRUARY 1984 - REVISED SEPTEMBER 1997

#### **TYPICAL CHARACTERISTICS**





Figure 1

#### PROPAGATION DELAY TIMES (TO DISCHARGE OUTPUT FROM TRIGGER AND THRESHOLD SHORTED TOGETHER) vs SUPPLY VOLTAGE




<sup>‡</sup>The effects of the load resistance on these values must be taken into account separately.

Figure 2



SLFS047B - FEBRUARY 1984 - REVISED SEPTEMBER 1997



#### **APPLICATION INFORMATION**



Connecting the trigger input to the threshold input, as shown in Figure 3, causes the timer to run as a multivibrator. The capacitor  $C_T$  charges through  $R_A$  and  $R_B$  to the threshold voltage level (approximately 0.67  $V_{DD}$ ) and then discharges through  $R_B$  only to the value of the trigger voltage level (approximately 0.33  $V_{DD}$ ). The output is high during the charging cycle ( $t_H$ ) and low during the discharge cycle ( $t_L$ ). The duty cycle is controlled by the values of  $R_A$ , and  $R_B$ , and  $C_T$ , as shown in the equations below.

$$t_{H} \approx C_{T} (R_{A} + R_{B}) \text{ In } 2 \quad (\text{In } 2 = 0.693)$$

$$t_{L} \approx C_{T} R_{B} \text{ In } 2$$
Period =  $t_{H} + t_{L} \approx C_{T} (R_{A} + 2R_{B}) \text{ In } 2$ 
Output driver duty cycle =  $\frac{t_{L}}{t_{H} + t_{L}} \approx 1 - \frac{R_{B}}{R_{A} + 2R_{B}}$ 
Output waveform duty cycle =  $\frac{t_{H}}{t_{H} + t_{L}} \approx \frac{R_{B}}{R_{A} + 2R_{B}}$ 

The 0.1-µF capacitor at CONT in Figure 3 decreases the period by about 10%.

The formulas shown above do not allow for any propagation delay from the trigger and threshold inputs to the discharge output. These delay times add directly to the period and create differences between calculated and actual values that increase with frequency. In addition, the discharge output resistance  $r_{on}$  adds to  $R_B$  to provide another source of error in the calculation when  $R_B$  is very low or  $r_{on}$  is very high.

The equations below provide better agreement with measured values.

$$t_{H} = C_{T} (R_{A} + R_{B}) In \left[ 3 - exp\left(\frac{-t_{PLH}}{C_{T} (R_{B} + r_{on})}\right) \right] + t_{PHL}$$
$$t_{L} = C_{T} (R_{B} + r_{on}) In \left[ 3 - exp\left(\frac{-t_{PHL}}{C_{T} (R_{A} + R_{B})}\right) \right] + t_{PLH}$$



SLFS047B – FEBRUARY 1984 – REVISED SEPTEMBER 1997

#### **APPLICATION INFORMATION**

The preceding equations and those given earlier are similar in that a time constant is multiplied by the logarithm of a number or function. The limit values of the logarithmic terms must be between In 2 at low frequencies and In 3 at extremely high frequencies. For a duty cycle close to 50%, an appropriate constant for the logarithmic

terms can be substituted with good results. Duty cycles less than 50%  $\frac{t_H}{t_H + t_L}$  will require that  $\frac{t_H}{t_L} < 1$  and

possibly  $R_A \leq r_{on}$ . These conditions can be difficult to obtain.

In monostable applications, the trip point of the trigger input can be set by a voltage applied to CONT. An input voltage between 10% and 80% of the supply voltage from a resistor divider with at least 500- $\mu$ A bias provides good results.





### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-89503022A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 89503022A TLC556MFKB	Samples
5962-8950302CA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8950302CA TLC556MJB	Samples
TLC556CD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC556C	Samples
TLC556CDG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC556C	Samples
TLC556CDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		TLC556C	Samples
TLC556CDRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		TLC556C	Samples
TLC556CN	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type		TLC556CN	Samples
TLC556ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		TLC556I	Samples
TLC556IDG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		TLC556I	Samples
TLC556IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC556I	Samples
TLC556IDRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC556I	Samples
TLC556IN	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type		TLC556IN	Samples
TLC556MD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	TLC556M	Samples
TLC556MDG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		TLC556M	Samples
TLC556MDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	TLC556M	Samples
TLC556MDRG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		TLC556M	Samples
TLC556MFKB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 89503022A TLC556MFKB	Samples
TLC556MJ	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	TLC556MJ	Samples





11-Dec-2021

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLC556MJB	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8950302CA TLC556MJB	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLC556, TLC556M :

Downloaded from Arrow.com.



11-Dec-2021

Catalog : TLC556

Military : TLC556M

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


## PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC556CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC556IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC556CDR	SOIC	D	14	2500	340.5	336.1	32.0
TLC556IDR	SOIC	D	14	2500	350.0	350.0	43.0



www.ti.com

5-Jan-2022

#### TUBE




B - Alignment groove width

All dimensions are nominal								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-89503022A	FK	LCCC	20	1	506.98	12.06	2030	NA
TLC556CD	D	SOIC	14	50	505.46	6.76	3810	4
TLC556CD	D	SOIC	14	50	507	8	3940	4.32
TLC556CDG4	D	SOIC	14	50	507	8	3940	4.32
TLC556CDG4	D	SOIC	14	50	505.46	6.76	3810	4
TLC556CN	Ν	PDIP	14	25	506	13.97	11230	4.32
TLC556ID	D	SOIC	14	50	505.46	6.76	3810	4
TLC556IDG4	D	SOIC	14	50	505.46	6.76	3810	4
TLC556IN	Ν	PDIP	14	25	506	13.97	11230	4.32
TLC556MD	D	SOIC	14	50	505.46	6.76	3810	4
TLC556MDG4	D	SOIC	14	50	505.46	6.76	3810	4
TLC556MFKB	FK	LCCC	20	1	506.98	12.06	2030	NA

## **GENERIC PACKAGE VIEW**

# CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# J0014A



# **PACKAGE OUTLINE**

### CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.




# J0014A

# **EXAMPLE BOARD LAYOUT**

### CDIP - 5.08 mm max height


CERAMIC DUAL IN LINE PACKAGE





D (R-PDSO-G14)


PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated