



## 700 V, 60 mΩ typ., 29 A, e-mode PowerGaN transistor



**PowerFLAT 8x8 HV  
for PowerGaN**



G8D1234S56TABKS7



### Features

| Order code   | $V_{DS}$ | $R_{DS(on)}$ max. | $I_D$ | Series |
|--------------|----------|-------------------|-------|--------|
| SGT080R70ILB | 700 V    | 80 mΩ             | 29 A  | G-HEMT |

- Enhancement mode normally off transistor
- Very high switching speed
- High power management capability
- Extremely low capacitances
- Kelvin source pad for optimum gate driving
- Zero reverse recovery charge
- ESD safeguard

### Applications

- Adapters for tablets, notebook and AIO
- USB type-C PD adapters and quick chargers
- AC-DC converters
- DC-DC converters

### Description

The SGT080R70ILB is a 700 V, 29 A e-mode PowerGaN transistor combined with a well established packaging technology. The resulting G-HEMT device provides extremely low conduction losses, high current capability and ultra fast switching operation to enable high power density and unbeatable efficiency performances.

#### Product status link

[SGT080R70ILB](#)

#### Product summary

|            |                                  |
|------------|----------------------------------|
| Order code | SGT080R70ILB                     |
| Marking    | 080R70I                          |
| Package    | PowerFLAT 8x8 HV<br>for PowerGaN |
| Packing    | Tape and reel                    |

# 1 Electrical ratings

$T_C = 25\text{ °C}$  unless otherwise specified.

**Table 1. Absolute maximum ratings**

| Symbol    | Parameter                                                         | Value              | Unit |
|-----------|-------------------------------------------------------------------|--------------------|------|
| $V_{DS}$  | Drain-source voltage                                              | 700 <sup>(1)</sup> | V    |
|           | Drain-source voltage (transient, $t_p < 200\text{ }\mu\text{s}$ ) | 800                |      |
| $V_{GS}$  | Gate-source voltage                                               | -6 to 7            | V    |
| $I_D$     | Drain current (continuous) at $T_C = 25\text{ °C}$                | 29 <sup>(2)</sup>  | A    |
| $I_{DM}$  | Pulse drain current ( $t_p = 10\text{ }\mu\text{s}$ )             | 58                 | A    |
| $P_{TOT}$ | Total power dissipation at $T_C = 25\text{ °C}$                   | 188 <sup>(2)</sup> | W    |
| ESD       | Human body model, $R = 1.5\text{ k}\Omega$ , $C = 100\text{ pF}$  | 2                  | kV   |
| $T_{stg}$ | Storage temperature range                                         | -55 to 150         | °C   |
| $T_J$     | Operating junction temperature range                              |                    | °C   |

1. Recommended continuous maximum bus voltage during switching operations should not exceed 450 V.
2. Limited by design.

**Table 2. Thermal data**

| Symbol     | Parameter                               | Value               | Unit |
|------------|-----------------------------------------|---------------------|------|
| $R_{thJC}$ | Thermal resistance, junction-to-case    | 0.52                | °C/W |
| $R_{thJA}$ | Thermal resistance, junction-to-ambient | 33.6 <sup>(1)</sup> | °C/W |

1. When mounted on a standard 1 inch<sup>2</sup> area of FR-4 PCB with 2-oz copper.

## 2 Electrical characteristics

$T_C = 25\text{ °C}$  unless otherwise specified.

**Table 3. Static**

| Symbol       | Parameter                         | Test conditions                                                   | Min. | Typ. | Max.               | Unit          |
|--------------|-----------------------------------|-------------------------------------------------------------------|------|------|--------------------|---------------|
| $I_{DSS}$    | Drain-source leakage current      | $V_{GS} = 0\text{ V}, V_{DS} = 700\text{ V}$                      |      | 5    | 65                 | $\mu\text{A}$ |
|              |                                   | $V_{GS} = 0\text{ V}, V_{DS} = 700\text{ V}, T_J = 150\text{ °C}$ |      | 13   | 390 <sup>(1)</sup> |               |
| $I_{GSS}$    | Gate-source leakage current       | $V_{DS} = 0\text{ V}, V_{GS} = 6\text{ V}$                        |      | 163  |                    | $\mu\text{A}$ |
| $V_{GS(th)}$ | Gate threshold voltage            | $V_{DS} = V_{GS}, I_D = 30.7\text{ mA}$                           | 1.2  | 1.7  | 2.5                | V             |
| $R_{DS(on)}$ | Static drain-source on-resistance | $V_{GS} = 6\text{ V}, I_D = 8\text{ A}$                           |      | 60   | 80                 | m $\Omega$    |
|              |                                   | $V_{GS} = 6\text{ V}, I_D = 8\text{ A}, T_J = 150\text{ °C}$      |      | 135  |                    |               |

1. Specified by design, not tested in production.

**Table 4. Dynamic**

| Symbol            | Parameter                                    | Test conditions                                                            | Min. | Typ. | Max. | Unit     |
|-------------------|----------------------------------------------|----------------------------------------------------------------------------|------|------|------|----------|
| $C_{iss}$         | Input capacitance                            | $V_{GS} = 0\text{ V}, V_{DS} = 400\text{ V}, f = 100\text{ kHz}$           | -    | 225  | -    | pF       |
| $C_{oss}$         | Output capacitance                           |                                                                            | -    | 70   | -    | pF       |
| $C_{rss}$         | Reverse transfer capacitance                 |                                                                            | -    | 0.5  | -    | pF       |
| $C_{o(er)}^{(1)}$ | Equivalent output capacitance energy related | $V_{GS} = 0\text{ V}, V_{DS} = 0\text{ to }400\text{ V}$                   | -    | 105  | -    | pF       |
| $C_{o(tr)}^{(2)}$ | Equivalent output capacitance time related   |                                                                            | -    | 150  | -    | pF       |
| $R_g$             | Intrinsic gate resistance                    | $f = 5\text{ MHz}, I_D = 0\text{ A}$                                       | -    | 3    | -    | $\Omega$ |
| $V_{plat}$        | Gate plateau voltage                         | $V_{DS} = 400\text{ V}, I_D = 8\text{ A}$                                  | -    | 2.2  | -    | V        |
| $Q_g$             | Total gate charge                            | $V_{GS} = 0\text{ to }6\text{ V}, V_{DS} = 400\text{ V}, I_D = 8\text{ A}$ | -    | 6.2  | -    | nC       |
| $Q_{gs}$          | Gate-source charge                           |                                                                            | -    | 0.5  | -    | nC       |
| $Q_{gd}$          | Gate-drain charge                            |                                                                            | -    | 2.2  | -    | nC       |
| $Q_{rr}$          | Reverse recovery charge                      | $V_{GS} = 0\text{ V}, V_{DS} = 400\text{ V}$                               | -    | 0    | -    | nC       |
| $Q_{oss}$         | Output charge                                |                                                                            | -    | 60   | -    | nC       |

- $C_{o(er)}$  is a constant capacitance value that gives the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to the stated value.
- $C_{o(tr)}$  is a constant capacitance value that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to the stated value.







**Table 5. Switching times**







| Symbol       | Parameter           | Test conditions                                                                                                                                              | Min. | Typ. | Max. | Unit |
|--------------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|
| $t_{d(on)}$  | Turn-on delay time  | $V_{DS} = 400\text{ V}, I_D = 16\text{ A}, V_{GS} = 6\text{ V},$<br>$R_{G(on)} = 10\text{ }\Omega, R_{G(off)} = 2\text{ }\Omega, L = 318\text{ }\mu\text{H}$ | -    | 3    | -    | ns   |
| $t_r$        | Rise time           |                                                                                                                                                              | -    | 4    | -    | ns   |
| $t_{d(off)}$ | Turn-off delay time |                                                                                                                                                              | -    | 5    | -    | ns   |
| $t_f$        | Fall time           |                                                                                                                                                              | -    | 4    | -    | ns   |







**Table 6. Reverse conduction**

| Symbol   | Parameter                    | Test conditions                               | Min. | Typ. | Max. | Unit |
|----------|------------------------------|-----------------------------------------------|------|------|------|------|
| $V_{SD}$ | Source-drain reverse voltage | $V_{GS} = 0\text{ V}$ , $I_{SD} = 8\text{ A}$ | -    | 2.3  | -    | V    |


## 2.1 Electrical characteristics (curves)

**Figure 1. Safe operating area ( $T_C = 25^\circ\text{C}$ )**

**Figure 2. Safe operating area ( $T_C = 125^\circ\text{C}$ )**

**Figure 3. Maximum transient thermal impedance**

**Figure 4. Total power dissipation**

**Figure 5. Typical output characteristics ( $T_J = 25^\circ\text{C}$ )**

**Figure 6. Typical output characteristics ( $T_J = 125^\circ\text{C}$ )**


**Figure 7. Typical transfer characteristics**

**Figure 8. Normalized on-resistance vs temperature**

**Figure 9. Typical drain-source on-resistance ( $T_J = 25$  °C)**

**Figure 10. Typical drain-source on-resistance ( $T_J = 125$  °C)**

**Figure 11. Typical gate charge characteristics**

**Figure 12. Typical capacitance characteristics**



**Figure 13. Typical output capacitance charge**

**Figure 14. Typical output capacitance stored energy**

**Figure 15. Typical diode reverse conduction characteristics ( $T_J = 25^\circ\text{C}$ )**

**Figure 16. Typical diode reverse conduction characteristics ( $T_J = 125^\circ\text{C}$ )**

**Figure 17. Typical reverse conduction characteristics ( $T_J = 25^\circ\text{C}$ )**

**Figure 18. Typical reverse conduction characteristics ( $T_J = 125^\circ\text{C}$ )**


**Figure 19. Normalized gate threshold vs temperature**




### 3 Test circuits

**Figure 20. Test circuit for inductive load switching times**



**Figure 21. Switching time waveforms**




AM01473v1

## 4 Package information

To meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 4.1 PowerFLAT 8x8 HV for PowerGaN package information

**Figure 22. PowerFLAT 8x8 HV for PowerGaN package outline**




DM001104683\_rev.2\_PowerGaN


**Table 7. PowerFLAT 8x8 HV for PowerGaN mechanical data**

| Dim. | mm        |      |      |
|------|-----------|------|------|
|      | Min.      | Typ. | Max. |
| A    | 0.80      | 0.85 | 0.90 |
| A1   | 0.00      | 0.02 | 0.05 |
| b    | 0.95      | 1.00 | 1.05 |
| b1   | 0.25 REF  |      |      |
| b2   | 0.20 REF  |      |      |
| b3   | 0.35      | 0.40 | 0.45 |
| c    | 0.203 REF |      |      |
| D    | 7.90      | 8.00 | 8.10 |
| D2   | 6.84      | 6.94 | 7.04 |
| Nd   | 6.00 BSC  |      |      |
| e    | 2.00 BSC  |      |      |
| e1   | 0.30 BSC  |      |      |
| e2   | 0.90 BSC  |      |      |
| E    | 7.90      | 8.00 | 8.10 |
| E2   | 3.10      | 3.20 | 3.30 |
| L    | 0.45      | 0.50 | 0.55 |
| L1   | 0.20 REF  |      |      |
| L2   | 0.10 REF  |      |      |
| K    | 2.80 REF  |      |      |
| K1   | 1.00 REF  |      |      |
| K2   | 0.40 REF  |      |      |
| R    | 0.20 REF  |      |      |

**Figure 23. PowerFLAT 8x8 HV for PowerGaN recommended footprint (dimensions are in mm)**



DM001104683\_rev.2\_PowerGaN\_footprint

**Figure 24. Marking composition for PowerFLAT 8x8 HV for PowerGaN**


DM01133839\_rev.1

### Engineering samples


These samples are clearly identified by "ES" digits in the marking additional information field of each unit. These samples are intended to be used for electrical compatibility evaluation only; usage for any other purpose may be agreed only upon written authorization by ST. ST is not liable for any customer usage in production and/or in reliability qualification trials.

### Commercial samples

Fully qualified parts from ST standard production with no limitations of use or special identification marking.

## 4.2 PowerFLAT 8x8 HV for PowerGaN packing information

**Figure 25. PowerFLAT 8x8 HV for PowerGaN tape (dimensions are in mm)**



Tape\_PowerFLAT 8x8 HV for PowerGaN

## Revision history

**Table 8. Document revision history**

| Date        | Revision | Changes                                                                                                   |
|-------------|----------|-----------------------------------------------------------------------------------------------------------|
| 19-May-2025 | 1        | First release.                                                                                            |
| 29-May-2025 | 2        | Updated <a href="#">Figure 5</a> . Typical output characteristics ( $T_J = 25\text{ }^{\circ}\text{C}$ ). |

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved