

Evaluating the **AD7177-2** 32-Bit, 10 kSPS, Sigma-Delta ADC with 100 μ s Settling and Integrated Analog Input Buffers

FEATURES

Full featured evaluation board for the **AD7177-2**
PC control in conjunction with the Analog Devices, Inc.,
EVAL-SDP-CB1Z system demonstration platform (SDP)
PC software for control and data analysis (time domain)
Standalone capability

EVALUATION KIT CONTENTS

EVAL-AD7177-2SDZ evaluation board
Evaluation software CD
7 V to 9 V ac-to-dc adapter
Plastic screw washer set

EQUIPMENT NEEDED

DC signal source
PC running Windows® XP to Windows 7

GENERAL DESCRIPTION

The **EVAL-AD7177-2SDZ** evaluation kit features the **AD7177-2**, a 32-bit, 10 kSPS analog-to-digital converter (ADC) with integrated rail-to rail-analog input buffers, on-board power supply regulation, and an external amplifier section for amplifier evaluation. A 7 V to 9 V ac-to-dc adapter is regulated to 5 V and 3.3 V, which supply the **AD7177-2** and support components. The **EVAL-AD7177-2SDZ** evaluation board connects to the USB port of a PC via the **EVAL-SDP-CB1Z** SDP controller board.

The **AD7177-2** evaluation software fully configures the **AD7177-2** device functionality via a user accessible register interface and provides dc time domain analysis in the form of waveform graphs, histograms, and associated noise analysis for ADC performance evaluation.

Full specifications for the **AD7177-2** are available in the product data sheet, which should be consulted in conjunction with this user guide when using the evaluation board.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

TABLE OF CONTENTS

Features	1	Power Supply Configurations	7
Evaluation Kit Contents.....	1	Analog Inputs.....	7
Equipment Needed.....	1	Reference Options	7
General Description	1	Evaluation Board Software	8
Functional Block Diagram	1	Software Installation	8
Revision History	2	Launching the Software	8
EVAL-AD7177-2SDZ Quick Start Guide.....	3	Software Operation	9
Recommended Quick Start Guide	3	Overview of the Main Window	9
Quick Start Noise Test	3	Configuration Tab (1).....	9
Evaluation Board Hardware	4	Waveform Tab (8).....	10
Device Description.....	4	Histogram Tab (19).....	12
Hardware Link Options.....	4	Register Map Tab (22).....	13
Sockets and Connectors	5	Exiting the Software	13
Serial Interface	6		
Power Supplies	6		

REVISION HISTORY

6/15—Revision 0: Initial Version

EVAL-AD7177-2SDZ QUICK START GUIDE

RECOMMENDED QUICK START GUIDE

Follow these steps to set up the evaluation board:

1. Disconnect the SDP-B board from the USB port of the PC. Install the [AD7177-2](#) evaluation software from the enclosed CD. Restart the PC after installation.
2. Connect the [EVAL-SDP-CB1Z](#) board to the [EVAL-AD7177-2SDZ](#) evaluation board, as shown in Figure 2.
3. Fasten the two boards together with the enclosed plastic screw washer set.
4. Connect the external 9 V power supply to Connector J5 of the evaluation board as shown in Figure 2. Set Link LK2 to Position B.
5. Connect the SDP-B board to the PC via the USB cable.
- For Windows XP, search for the SDP-B drivers. Choose to automatically search for the drivers for the SDP-B board if prompted by the operating system.
6. Launch the [AD7177-2](#) evaluation software from the **Analog Devices** subfolder in the **Programs** menu.

QUICK START NOISE TEST

Use the following procedure to quickly test the noise performance:

1. Insert Link LK8 to Link LK12 to initiate the noise performance test mode. In this mode, analog input channels short to the REFOUT pin.
2. Click **Start Sampling** to acquire samples from the ADC (see Figure 7).

The **Samples** numeric control in the top right corner of the main window sets the number of samples collected in each batch (see Figure 7).




Figure 2. Hardware Configuration, Setting Up the [EVAL-AD7177-2SDZ](#) Evaluation Board

EVALUATION BOARD HARDWARE

DEVICE DESCRIPTION

The [AD7177-2](#) is a highly accurate, high resolution, multiplexed, 2-/4-channel (fully differential/single-ended) Σ - Δ ADC. The [AD7177-2](#) has a maximum channel-to-channel scan rate of 10 kSPS (100 μ s) for fully settled data. The output data rates range from 5 SPS to 10 kSPS. The device includes integrated rail-to-rail analog input and reference input buffers, an integrated precision 2.5 V reference, and an integrated oscillator.

See the [AD7177-2](#) data sheet for complete specifications. Consult the data sheet in conjunction with this user guide when using the evaluation board. Full details for the [EVAL-SDP-CB1Z](#) are available at the SDP-B product page on the Analog Devices website.

HARDWARE LINK OPTIONS

See Table 1 for default link options. By default, the evaluation board is configured to operate from the supplied 9 V ac-to-dc adapter connected to connector J5. The 5 V supply required for the [AD7177-2](#) comes from the [ADP7118](#) on-board low dropout regulator (LDO). The [ADP7118](#), with a 5 V output voltage, receives its input voltage from J3 or J5 (depending on the position of LK2) and generates a 5 V output.

Table 1. Default Link and Solder Link Options

Link	Default Option	Description
LK1	A	Selects the voltage applied to the power supply sequencer circuit (U3); dependent on AVDD1. Place in Position A if using 5 V AVDD1, or Position B if using 2.5 V AVDD1.
LK2	B	Selects the external power supply from Connector J3 (Position A) or Connector J5 (Position B).
LK3 to LK7	Not inserted	Inserting these links sets up the on-board noise test prior to SL8 to SL11 to allow the inputs to the on-board amplifiers, U8 and U9, to be shorted. In this mode, all inputs short to REFOUT.
LK8 to LK12	Inserted	Inserting these links sets up the on-board noise test close to the ADC analog inputs. In this mode, all inputs short to REFOUT.
SL1	A	Sets the voltage applied to the AVDD2 pin. Operates using the AVDD1 supply (default). Position B sets the AVDD2 voltage to 3.3 V supply from the ADP7118 (3.3 V) (U10) regulator.
SL2	A	Selects between an external or on-board AVDD1 source. Supplies AVDD1 from the ADP7118 (5 V) (U7) (default).
SL3	A	Selects between an external or on-board AVSS source. Supplies AVSS from the ADP7182 (–2.5 V) (U4) (default).
SL4	C	Connects AIN4 to: A4/J6 (Position A), REFOUT pin on the AD7177-2 (Position B), or AVSS (Position C). Position B and Position C are used to simplify using a single-ended input source.
SL5	B	Selects between an external or on-board IOVDD source. Supplies IOVDD from the ADP7118 (3.3 V) (U10) (default). The evaluation board operates with a 3.3 V logic.
SL8	A	Routes A0 to: AIN0 pin on the AD7177-2 (Position A), Buffer/In-amp U8 (Position B), Funnel Amp U9 with gain of 0.8 \times (Position C), or J10-1 (Position D).
SL9	A	Routes A2 to: AIN2 pin on the AD7177-2 (Position A), Buffer U12 (Position B), or Funnel Amp U9 gain of 0.4 \times (Position C).
SL10	A	Routes A3 to: AIN3 pin on the AD7177-2 (Position A), Buffer U12 (Position B), or Funnel Amp U9 gain of 0.4 \times (Position C).
SL11	A	Routes A1 to: AIN1 pin on the AD7177-2 (Position A), Buffer/In-amp U8 (Position B), Funnel Amp U9 with gain of 0.8 \times (Position C), or J10-7 (Position D).
G16	Inserted	Sets the on-board In-amp (U8) to a gain of 16. Only one of G16, G32, G64, and G128 should be inserted at a time.
G32	Not inserted	Sets the on-board In-amp (U8) to a gain of 32. Only one of G16, G32, G64, and G128 should be inserted at a time.
G64	Not inserted	Sets the on-board In-amp (U8) to a gain of 64. Only one of G16, G32, G64, and G128 should be inserted at a time.
G128	Not inserted	Sets the on-board In-amp (U8) to a gain of 128. Only one of G16, G32, G64, and G128 should be inserted at a time.
R49 to R51	Inserted	Connects AVSS and AGND for single-supply operation. To operate in split supply mode, remove these links.

SOCKETS AND CONNECTORS

Table 2. Connector Details

Connector	Function	Connector Type	Manufacturer	Manufacturer Number	Order Code ¹
J1	Connector to the EVAL-SDP-CB1Z	120-way connector, 0.6 mm pitch	Hirose	FX8-120S-SV(21)	FEC1324660
J2	External MCLK input	Straight PCB mount SMB/SMA jack	Tyco	1-1337482-0	Not applicable
J3	External bench top voltage supply for the EVAL-AD7177-2SDZ	Power socket block, 3-pin, 3.81 mm pitch	Phoenix Contact	MC 1,5/ 3-G-3,81	FEC3704737
J5	External ac-to-dc adapter input for the EVAL-AD7177-2SDZ , 7 V to 9 V	DC power connectors, 2 mm SMT power jack	Kycon	KLDX-SMT2-0202-A	MOUSER 806-KLDX-SMT20202A
J6	Analog input terminal block; wired connection to external source or sensor	Power socket block, 8-pin, 3.81 mm pitch	Phoenix Contact	MC 1,5/ 8-G-3,81	FEC3704774
J9	External bench top voltage supply option for AVDD1/AVDD2, IOVDD, and AVSS inputs on the AD7177-2	Screw terminal block, 3.81 mm pitch	Phoenix Contact	MKDS 1/4-3.81	FEC3704592
J10	Optional header	7-way, 2.54 mm pin header	Samtec	SSW-107-01-T-S	FEC1803478
J13	Optional header	7-way, 2.54 mm socket	Samtec	TLW-107-05-G-S	FEC1668499
A0 to A4	Analog inputs to ADC	Straight PCB mount SMB/SMA jack	Tyco	1-1337482-0	Not applicable
A7	PMOD-compatible header	6-Pin SIL header (0.1" pitch)	Harwin	20-9990646	FEC 1022255

¹ Order codes starting with FEC are for Farnell.

SERIAL INTERFACE

The [EVAL-AD7177-2SDZ](#) evaluation board connects via the serial peripheral interface (SPI) to the Blackfin® [ADSP-BF527](#) on the [EVAL-SDP-CB1Z](#). There are four primary signals: \overline{CS} , SCLK, and DIN (all inputs), and one output from the ADC, DOUT/RDY.

To operate the evaluation board in standalone mode, disconnect the evaluation board from the SDP-B controller board. Use the test points to connect the signals to an alternative digital capture setup or the PMOD-compatible header (A7).

POWER SUPPLIES

Power the evaluation board from the ac-to-dc adapter connected to J5, or from an external bench top supply applied to J3 or J9. Linear LDOs generate the required voltages from the applied input voltage (V_{IN}) rail when using J3 or J5. Use J9 to bypass the on-board regulators. An [ADP7118](#) regulator generates the 5 V (single supply) and 2.5 V (split supply) supplies for the AVDD1 and AVDD2 rails to the ADC; a second [ADP7118](#) generates 3.3 V for the IOVDD rail. The [ADP7104](#) supplies 5 V for the SDP-B controller board as well as 5 V for the [ADM660](#) voltage converter to generate -5 V to supply the [ADP7182](#). The [ADP7182](#) generates the -2.5 V supply for AVSS when operating in split supply mode. Each supply is decoupled where it enters the board and again at each device in accordance with the schematic. Table 3 shows the various power supply configurations available, including split supply operation.

Table 3. Power Supply Configurations¹

Configuration	Input Voltage Range	Description
Single Supply (Regulated)	7 V to 9 V	The 7 V to 9 V input is regulated to 5 V for AVDD1/AVDD2 and 3.3 V for IOVDD. This also powers the external 5 V reference. See the Single Supply (Regulated) section in the Power Supply Configurations section.
Single Supply (Unregulated)	7 V to 9 V, 5 V, and 3.3 V	The input is unregulated and connects directly to AVDD1/AVDD2 and IOVDD from J5. The 7 V to 9 V input powers the external 5 V reference. See the Single Supply (Unregulated) section in the Power Supply Configurations section.
Split Supply (Regulated)	7 V to 9 V	The 7 V to 9 V input is regulated to 2.5 V for AVDD1/AVDD2, -2.5 V for AVSS and 3.3 V for IOVDD. The 7 V to 9 V input powers the external 5 V reference. See the Split Supply (Regulated) section in the Power Supply Configurations section.
Split Supply (Unregulated)	7 V to 9 V, ± 2.5 V, and 3.3 V	The input is unregulated and connects directly to AVDD1/AVDD2 and IOVDD from J5. The 7 V to 9 V input powers the external 5 V reference. See the Split Supply (Unregulated) section in the Power Supply Configurations section.

¹ Only one configuration can be used at a time.

POWER SUPPLY CONFIGURATIONS

Single Supply (Regulated)

There are two available power supply options for the single supply (regulated) configuration.

- An ac-to-dc adapter (included) connected to J5. Set LK2 to Position B.
- A bench top power supply connected to J3. Set LK2 to Position A, and ensure that $AVSS = AGND = 0\text{ V}$.

Set all other links and solder links to the default settings as outlined in Table 1.

Single Supply (Unregulated)

To set up the evaluation board, use the following procedure:

1. Move SL2 and SL5 to Position A.
2. Connect the two terminals of J9 labeled AGND and AVSS.
3. Connect 0 V (GND) to J9 at the terminal labeled AGND.
4. Connect 5 V to J9 at the terminal labeled AVDD.
5. Connect 3.3 V to J9 at the terminal labeled IOVDD.
6. Connect the 7 V to 9 V input to J5.

Set all other links and solder links to the default settings as outlined in Table 1.

Split Supply (Regulated)

To set up the evaluation board, use the following procedure:

1. Remove R49 to R51. These links connect AVSS to AGND.
2. Insert a $0\ \Omega$ resistor for R85.
3. Set LK1 to Position B, which sets the input to the power monitor circuitry to work with the lower AVDD1 supply of 2.5 V.
4. Connect a bench top power supply to J5 and set LK2 to Position B.
5. Set LK1 to Position B, which sets the input to the power monitor circuitry to work with the lower AVDD1 supply of 2.5 V.

Set all other links and solder links to the default settings as outlined in Table 1.

Split Supply (Unregulated)

To set up the evaluation board, use the following procedure:

1. Move SL2, SL3 to Position B and SL5 to Position A.
2. Remove R49 to R51.
3. Connect 0 V (GND) to J9 at the terminal labeled AGND.
4. Connect 2.5 V to J9 at the terminal labeled AVDD.
5. Connect -2.5 V to J9 at the terminal labeled AVSS.
6. Connect 3.3 V to J9 at the terminal labeled IOVDD.
7. Connect 7 V to 9 V to J5.
8. Set LK1 to Position B. This sets the input to the power monitor circuitry to work with the lower AVDD1 supply of 2.5 V.

Set all other links and solder links set to the default settings as outlined in Table 1.

ANALOG INPUTS

The primary analog inputs of the [EVAL-AD7177-2SDZ](#) evaluation board can be applied in two separate ways.

- J6 connector on the left side of the board
- A0 to A4 SMB/SMA footprints on the evaluation board

The analog inputs route directly to the associated analog input pins on the [AD7177-2](#), provided that the LK5 to LK9 links (on-board noise test) are removed. The [AD7177-2](#) evaluation software is set up to analyze dc inputs to the ADC. The [AD7177-2](#) input buffers work for dc input signals.

REFERENCE OPTIONS

The [EVAL-AD7177-2SDZ](#) evaluation board includes an external 5 V reference, the [ADR445](#). The [AD7177-2](#) includes an internal 2.5 V reference. The default operation is to use the external reference input, which is set to accept the 5 V [ADR445](#) on the evaluation board.

EVALUATION BOARD SOFTWARE

SOFTWARE INSTALLATION

The **EVAL-AD7177-2SDZ** evaluation kit includes software on a CD. Double-click the **setup.exe** file from the CD to run the installer. The default installation location for the software is **C:\Program Files\Analog Devices\EVAL-AD7177-2SDZ**.

Install the evaluation software before connecting the evaluation board and **EVAL-SDP-CB1Z** board to the USB port of the PC to ensure that the evaluation system is correctly recognized when connected to the PC.

There are two parts to the installation.

- **AD7177-2** evaluation software installation
- **EVAL-SDP-CB1Z** system demonstration platform board drivers installation

Place the software and drivers in the appropriate locations by proceeding through all of the installation steps. Connect the **EVAL-SDP-CB1Z** board to the PC only after the software and drivers install. The installer may prompt you to allow the program to make changes to the computer. Click **Yes** to proceed (see Figure 3).




Figure 3. **AD7177-2** User Account Control Permission Dialog Box

You may receive a security warning as part of the SDP-B controller board driver installation. Click **Install** to proceed with the installation of the driver (see Figure 4). Without this confirmation, the software cannot operate correctly.




Figure 4. **EVAL-SDP-CB1Z** Drivers Installation Confirmation Dialog Box

After installation is complete, connect the evaluation board to the SDP-B board as shown in Figure 2. Connect the **EVAL-SDP-CB1Z** via the USB cable to the computer. Follow these steps to verify that the SDP-B controller board driver is installed and working correctly:

1. Allow the **Found New Hardware Wizard** to run.
2. When the drivers are installed, check that the board has connected correctly by looking at the **Device Manager** of the PC. The **Device Manager** can be found by right clicking **My Computer**, selecting **Manage**, then **Device Manager** from the list of **System Tools** (see Figure 5).
3. The **EVAL-SDP-CB1Z** SDP-B board appears under **ADI Development Tools** as **Analog Devices System Development Platform** or similar. The installation is complete.




Figure 5. Device Manager

LAUNCHING THE SOFTWARE

The evaluation software can be launched when the **EVAL-AD7177-2SDZ** evaluation board and **EVAL-SDP-CB1Z** SDP-B board are correctly connected to the PC.

To launch the software, complete the following steps:

1. From the **Start** menu, click **Programs**, **Analog Devices**, then **EVAL-AD7177-2SDZ**. The main window of the evaluation software displays (see Figure 7).
2. If the **AD7177-2** evaluation system is not connected to the USB port via the **EVAL-SDP-CB1Z** when the software is launched, the **Select Interface** dialog box appears. Connect the evaluation board to the USB port of the PC, wait a few seconds, click the green arrows to rescan the USB ports. When connected, click **Work Online** to proceed.




Figure 6. Select Interface Dialog Box

SOFTWARE OPERATION

OVERVIEW OF THE MAIN WINDOW

The main window of the software displays the significant control buttons and analysis indicators of the [AD7177-2](#) evaluation board software (see Figure 7). This window is divided into four tabs: **Configuration**, **Waveform**, **Histogram**, and **Register Map**.

CONFIGURATION TAB (1)

See Figure 7 for the **Configuration** tab.

ADC Reset (2)

Click the **ADC Reset** button to perform a software reset of the [AD7177-2](#). There is no hardware reset pin. Perform a hard reset by removing power to the board. The software reset has the same effect as a hard reset.

External Reference (3)

The **Ext. REF (V)** box sets the external reference voltage used for calculating the results on the **Waveform** and **Histogram** tabs. The evaluation board has an external 5 V [ADR445](#) reference that can be disconnected by removing R32. You can change the external reference voltage value within this box to ensure the correct calculation of results on the **Waveform** and **Histogram** tabs.

Functional Block Diagram (4)

The functional block diagram of the ADC shows each of the separate functional blocks within the ADC. Click one of the configuration buttons in this graph to open the configuration pop-up window for that block. Not all blocks have a configuration button.

Configuration Pop-Up Button (5)

The configuration pop-up button opens a window that allows for configuration of the relevant functional block.

Channel Configuration Overview (6)

The channel configuration overview section shows the channel configuration including setup and analog inputs. This allows for a quick check of how the ADC is setup.

Status Bar (7)

The status bar displays status updates such as **Analysis Completed** and **Reset Completed** during software use as well as the software version and **Busy** indicator.




Figure 7. **Configuration** Tab of the [AD7177-2](#) Evaluation Software

WAVEFORM TAB (8)**Analysis Channel (9)**

The **Noise Analysis** section and Histogram Graph shows the analysis of the channel selected via the **Analysis Ch** (labeled 9 in Figure 8) drop-down combo box.

Samples (10 and 11)

The **Samples** (labeled 10 in Figure 8) numeric control and batch control (labeled 11 in Figure 8) set the number of samples gathered per batch and whether only a single batch or multiple batches of samples are gathered. The **Samples** (10) numeric control is unrelated to the ADC mode. You can capture a defined sample set or continuously gather batches of samples. In both cases, the number of samples set in the **Samples** (labeled 10 in Figure 8) numeric input dictates the number of samples.

Sample (12)

Click the **Sample** button to start gathering ADC results. Results appear in the waveform graph (labeled 13 in Figure 8).

Waveform Graph and Controls (13 and 14)

The data waveform graph shows each successive sample of the ADC output. The control toolbar in the graph allows you to zoom in on the data. Click the x-axis and y-axis to change the scales on the graph (see Figure 8).

Channel Selection (15)

The channel selection control allows you to choose which channels display on the data waveform. It also shows the analog inputs for that channel labeled next to the on and off controls (see Figure 8). These controls only affect the display of the channels and do not have any effect on the channel settings in the ADC register map.

Display Units and Axis Controls (16)

Click the **Display Units** to select whether the data graph displays in units of voltages or codes (see Figure 8). This selection affects both the waveform graph and the histogram graph. The axis controls can be dynamic or fixed. When **Y-scale Dynamic** and **X-scale Dynamic** are switched on, the axis automatically adjusts to show the entire range of the ADC results after each sample batch. Click the drop-down arrows to select the fixed axis controls, which program the axis ranges to not adjust after each sample batch.

CRC Error (17)

The **CRC Error** LED icon illuminates when a cyclic redundancy check (CRC) error is detected in the communications between the software and the [AD7177-2](#) (see Figure 8). The CRC functionality on the [AD7177-2](#) is disabled by default and must be enabled for this indicator to work.

Noise Analysis (18)

The **Noise Analysis** section displays the results of the noise analysis for the selected analysis channel (see Figure 8). This section includes both noise and resolution measurements.




Figure 8. **Waveform** Tab of the **AD7177-2** Evaluation Software

HISTOGRAM TAB (19)

Histogram Graph and Controls (20 and 21)

The data histogram graph shows the number of times each sample of the ADC output occurs. The control toolbar in the histogram graph allows you to zoom in on the data (see Figure 9). Click the x-axis and y-axis to change the scales on the graph (see Figure 9).




Figure 9. Histogram Tab of the AD7177-2 Evaluation Software

REGISTER MAP TAB (22)**Register Tree (23)**

The register tree control shows the full register map in a tree control. Each register is shown. Click the **Expand** button next to each register to show all the bit fields contained within that register (see Figure 10).

Register (24)

The **Register** control allows you to change the individual bit of the register selected in the register tree (labeled 23 in Figure 10). Click the bit in the register tree (labeled 23 in Figure 10) or program the register value directly into the number control on the right (see Figure 10).

Bit Fields List (25)

The **Bitfields** list shows all the bit fields of the register selected in the register tree (labeled 23 in Figure 10). Change the values using the drop-down menu or by directly entering a value into the number control on the right (see Figure 10).

Documentation (26)

The **Documentation** field contains the documentation for the register of bit field selected in the register tree (labeled 23 in Figure 10).

Save and Load (27 and 28)

The **Save** and **Load** buttons allow you to save the current register map setting to a file and load the setting from the same file (see Figure 10).

EXITING THE SOFTWARE

To exit the software, click the **Close** button at the top right corner of the **AD7177-2 Evaluation Software** window (see Figure 7).




Figure 10. **Register Map** Tab of the **AD7177-2 Evaluation Software**

NOTES

**ESD Caution**

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Legal Terms and Conditions

By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the "Evaluation Board"), you are agreeing to be bound by the terms and conditions set forth below ("Agreement") unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you ("Customer") and Analog Devices, Inc. ("ADI"), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term "Third Party" includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. **CONFIDENTIALITY.** This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. **ADDITIONAL RESTRICTIONS.** Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. **TERMINATION.** ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. **LIMITATION OF LIABILITY.** THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED "AS IS" AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER'S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI'S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS (\$100.00). **EXPORT.** Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. **GOVERNING LAW.** This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.