

3 phase BLDC Controller IC SI-6633C Application Note

July, 2013 Ver.1.1

MCD division low voltage motor group

This application note is applied to SI-6633C, which is controller for 3-phase brushless motor. About the latest information, please refer to our charge section.

(Index)

1.	Genera	General description							
2.	Feature	28	3						
3.	Packag	e information, recommended foot print	4						
4.	Block	diagram and application circuit	5						
5.	Pin assignment								
6.	Absolu	te maximum rating	7						
7.	Recom	mended operating range	7						
8.	Power	dissipation	7						
9.	Electri	cal characteristics	8						
10.	Truth t	able, timing chart	10						
	10.1.	Excitation control input (Hall and Logic input)							
	10.2.	FL output (flag output)							
	10.3.	FG signal							
	10.4.	Internal PWM control							
	10.5.	PWM control input (PWM and Decay)							
	10.6.	Disable function for synchronous rectification (Fast De	cay only)12						
	10.7.	OCP control	13						
	10.8.	Motor lock	13						
	10.9.	Enable and Break	14						



11.	Functio	onal description; individual block	15			
	11.1.	UVLO	15			
	11.2.	TSD	15			
	11.3.	OVP	15			
	11.4.	Charge Pump	15			
	11.5.	Gate Drive and OCP	16			
	11.6.	Hall Amp	16			
	11.7.	FG Gen				
	11.8.	Commutation and Control Logic	16			
	11.9.	Internal PWM	16			
	11.10.	OSC	17			
	11.11.	Lock Detect	17			
12.	Pin dia	gram	18			
13.	Operati	on waveform	19			
14.	Evaluat	tion board circuit diagram	20			
15.	Pattern layout for evaluation board					



1. General description

This is a pre-driver IC for a 3-phase brushless DC motor. This device can be combined with a wide variety of N channel power MOSFETs, and is ready for motor power voltage of up to 30V. Phase is switched by hall elements arranged at an interval of 120°.

This is provided with functions of PWM electric current control to limit inrush electric current, and of overheat shutdown and synchronous rectification, etc.


The synchronous rectification function rectifies by MOSFET of low temperature resistance instead of body diode and can reduce power loss at the time of regeneration.

This product has enable, direction, and brake inputs, and can control electric current by internal PWM. In addition, rotation of the motor can be detected by logic output FG.


2. Features

- •N channel MOSFET of 6 elements is driven.
- •Ready for hall input
- Various protection functions are built in.
 - Overvoltage protection
 - Low voltage protection
 - Overcurrent protection (ready for supply fault, load short-circuit)
 - ➢ Thermal protection
 - Lock detection
 - > Through-current prevention function
- Alarm output function at time of error
- Synchronous rectification to reduce power loss
- PWM current limit
- •FG output
- Standby mode












5. Pin assignment

1PWMPWM signal input pin2DirCurrent direction switching pin3DecayDecay signal input pin4GNDGround pin5CPLCapacitor pin for charge pump suction Low6CPHCapacitor pin for charge pump suction High7VBBMotor power supply input pin8VCPCapacitor pin for charge pump charge up9GNDGround pin10SWOutput pin OUTW11GHWHigh side gate output pin W12GLWLow side gate output pin V13SVOutput terminal OUTV14GHVHigh side gate output pin V15GLVLow side gate output pin V16SUOutput pin OUTU17GHUHigh side gate output pin U18GLULow side gate output pin U19GNDGround pin20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW+24HV+Hall device input pin HU+25HV-Hall device input pin HU-28GNDGround pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin31VDDLogic power supply pin	No.	Pin name	Pin function			
2DirCurrent direction switching pin3DecayDecay signal input pin4GNDGround pin5CPLCapacitor pin for charge pump suction Low6CPHCapacitor pin for charge pump suction High7VBBMotor power supply input pin8VCPCapacitor pin for charge pump charge up9GNDGround pin10SWOutput pin OUTW11GHWHigh side gate output pin W12GLWLow side gate output pin V13SVOutput terminal OUTV14GHVHigh side gate output pin V15GLVLow side gate output pin V16SUOutput pin OUTU17GHUHigh side gate output pin U18GLULow side gate output pin U19GNDGround pin20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW+24HV+Hall device input pin HU+25HV-Hall device input pin HU+26HU+Hall device input pin HU+27HU-Hall device input pin HU-28GNDGround pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin						
3DecayDecay signal input pin4GNDGround pin5CPLCapacitor pin for charge pump suction Low6CPHCapacitor pin for charge pump suction High7VBBMotor power supply input pin8VCPCapacitor pin for charge pump charge up9GNDGround pin10SWOutput pin OUTW11GHWHigh side gate output pin W12GLWLow side gate output pin V13SVOutput terminal OUTV14GHVHigh side gate output pin V15GLVLow side gate output pin V16SUOutput pin OUTU17GHUHigh side gate output pin U19GNDGround pin20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW+24HV+Hall device input pin HW+25HV-Hall device input pin HU+26HU+Hall device input pin HU+27HU-Hall device input pin HU-28GNDGround pin29CLDLock detection time setting pin31VDDLogic power supply pin			× · · ·			
4GNDGround pin5CPLCapacitor pin for charge pump suction Low6CPHCapacitor pin for charge pump suction High7VBBMotor power supply input pin8VCPCapacitor pin for charge pump charge up9GNDGround pin10SWOutput pin OUTW11GHWHigh side gate output pin W12GLWLow side gate output pin W13SVOutput terminal OUTV14GHVHigh side gate output pin V15GLVLow side gate output pin V16SUOutput pin OUTU17GHUHigh side gate output pin U18GLULow side gate output pin U19GNDGround pin20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW+24HV+Hall device input pin HV+25HV-Hall device input pin HV-26HU+Hall device input pin HU+27HU-Hall device input pin HU-28GNDGround pin29CLDLock detection time setting pin31VDDLogic power supply pin						
5CPLCapacitor pin for charge pump suction Low6CPHCapacitor pin for charge pump suction High7VBBMotor power supply input pin8VCPCapacitor pin for charge pump charge up9GNDGround pin10SWOutput pin OUTW11GHWHigh side gate output pin W12GLWLow side gate output pin W13SVOutput terminal OUTV14GHVHigh side gate output pin V15GLVLow side gate output pin V16SUOutput pin OUTU17GHUHigh side gate output pin U18GLULow side gate output pin U19GNDGround pin20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW+24HV+Hall device input pin HV-25HV-Hall device input pin HV-26HU+Hall device input pin HU+27HU-Hall device input pin HU-28GNDGround pin29CLDLock detection time setting pin31VDDLogic power supply pin	4					
6CPHCapacitor pin for charge pump suction High7VBBMotor power supply input pin8VCPCapacitor pin for charge pump charge up9GNDGround pin10SWOutput pin OUTW11GHWHigh side gate output pin W12GLWLow side gate output pin W13SVOutput terminal OUTV14GHVHigh side gate output pin V15GLVLow side gate output pin V16SUOutput pin OUTU17GHUHigh side gate output pin U18GLULow side gate output pin U19GNDGround pin20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW-24HV+Hall device input pin HW-25HV-Hall device input pin HU+27HU-Hall device input pin HU-28GNDGround pin29CLDLock detection time setting pin31VDDLogic power supply pin	5		•			
7VBBMotor power supply input pin8VCPCapacitor pin for charge pump charge up9GNDGround pin10SWOutput pin OUTW11GHWHigh side gate output pin W12GLWLow side gate output pin W13SVOutput terminal OUTV14GHVHigh side gate output pin V15GLVLow side gate output pin V16SUOutput pin OUTU17GHUHigh side gate output pin U18GLULow side gate output pin U19GNDGround pin20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HV+24HV+Hall device input pin HV+25HV-Hall device input pin HU+26HU+Hall device input pin HU+27HU-Hall device input pin HU-28GNDGround pin29CLDLock detection time setting pin31VDDLogic power supply pin	6					
8VCPCapacitor pin for charge pump charge up9GNDGround pin10SWOutput pin OUTW11GHWHigh side gate output pin W12GLWLow side gate output pin W13SVOutput terminal OUTV14GHVHigh side gate output pin V15GLVLow side gate output pin V16SUOutput pin OUTU17GHUHigh side gate output pin U18GLULow side gate output pin U19GNDGround pin20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW+24HV+Hall device input pin HV+25HV-Hall device input pin HV+26HU+Hall device input pin HU+27HU-Hall device input pin HU+28GNDGround pin29CLDLock detection time setting pin31VDDLogic power supply pin	7					
9GNDGround pin10SWOutput pin OUTW11GHWHigh side gate output pin W12GLWLow side gate output pin W13SVOutput terminal OUTV14GHVHigh side gate output pin V15GLVLow side gate output pin V16SUOutput pin OUTU17GHUHigh side gate output pin U18GLULow side gate output pin U19GNDGround pin20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW+24HV+Hall device input pin HV+25HVHall device input pin HU+26HU+Hall device input pin HU+27HU-Hall device input pin HU-28GNDGround pin29CLDLock detection time setting pin31VDDLogic power supply pin	8	VCP				
10SWOutput pin OUTW11GHWHigh side gate output pin W12GLWLow side gate output pin W13SVOutput terminal OUTV14GHVHigh side gate output pin V15GLVLow side gate output pin V16SUOutput pin OUTU17GHUHigh side gate output pin U18GLULow side gate output pin U19GNDGround pin20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW+24HV+Hall device input pin HW+25HV-Hall device input pin HV+26HU+Hall device input pin HU+27HU-Hall device input pin HU+28GNDGround pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin	9	GND				
12GLWLow side gate output pin W13SVOutput terminal OUTV14GHVHigh side gate output pin V15GLVLow side gate output pin V16SUOutput pin OUTU17GHUHigh side gate output pin U18GLULow side gate output pin U19GNDGround pin20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW+24HV+Hall device input pin HV+25HV-Hall device input pin HU+27HU-Hall device input pin HU+28GNDGround pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin	10		Output pin OUTW			
13SVOutput terminal OUTV14GHVHigh side gate output pin V15GLVLow side gate output pin V16SUOutput pin OUTU17GHUHigh side gate output pin U18GLULow side gate output pin U19GNDGround pin20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW+24HV+Hall device input pin HV+25HV-Hall device input pin HV+26HU+Hall device input pin HU+27HU-Hall device input pin HU-28GNDGround pin30COSCSwitching frequency setting pin31VDDLogic power supply pin	11	GHW	High side gate output pin W			
14GHVHigh side gate output pin V15GLVLow side gate output pin V16SUOutput pin OUTU17GHUHigh side gate output pin U18GLULow side gate output pin U19GNDGround pin20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW+24HV+Hall device input pin HV+25HV-Hall device input pin HV+26HU+Hall device input pin HU+27HU-Ground pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin31VDDLogic power supply pin	12	GLW	Low side gate output pin W			
15GLVLow side gate output pin V16SUOutput pin OUTU17GHUHigh side gate output pin U18GLULow side gate output pin U19GNDGround pin20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW+24HV+Hall device input pin HV+25HV-Hall device input pin HV+26HU+Hall device input pin HU+27HU-Ground pin28GNDGround pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin31VDDLogic power supply pin	13	SV	Output terminal OUTV			
16SUOutput pin OUTU17GHUHigh side gate output pin U18GLULow side gate output pin U19GNDGround pin20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW+24HV+Hall device input pin HV+25HV-Hall device input pin HV+26HU+Hall device input pin HU+27HU-Hall device input pin HU-28GNDGround pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin31VDDLogic power supply pin	14	GHV	High side gate output pin V			
17GHUHigh side gate output pin U18GLULow side gate output pin U19GNDGround pin20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW-24HV+Hall device input pin HV+25HV-Hall device input pin HV+26HU+Hall device input pin HU+27HU-Hall device input pin HU-28GNDGround pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin31VDDLogic power supply pin	15	GLV	Low side gate output pin V			
18GLULow side gate output pin U19GNDGround pin20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW+24HV+Hall device input pin HV+25HV-Hall device input pin HV+26HU+Hall device input pin HU+27HU-Hall device input pin HU+28GNDGround pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin31VDDLogic power supply pin	16	SU	Output pin OUTU			
19GNDGround pin20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW+24HV+Hall device input pin HV+25HV-Hall device input pin HV+26HU+Hall device input pin HU+27HU-Hall device input pin HU+28GNDGround pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin31VDDLogic power supply pin	17	GHU	High side gate output pin U			
20SenCurrent detection pin21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW-24HV+Hall device input pin HV+25HV-Hall device input pin HV-26HU+Hall device input pin HU+27HU-Hall device input pin HU-28GNDGround pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin31VDDLogic power supply pin	18	GLU	Low side gate output pin U			
21RefInternal PWM current setting pin22HW+Hall device input pin HW+23HW-Hall device input pin HW-24HV+Hall device input pin HV+25HV-Hall device input pin HV-26HU+Hall device input pin HU+27HU-Hall device input pin HU-28GNDGround pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin31VDDLogic power supply pin	19	GND	Ground pin			
22HW+Hall device input pin HW+23HW-Hall device input pin HW-24HV+Hall device input pin HV+25HV-Hall device input pin HV-26HU+Hall device input pin HU+27HU-Hall device input pin HU-28GNDGround pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin31VDDLogic power supply pin	20	Sen	Current detection pin			
23HW-Hall device input pin HW-24HV+Hall device input pin HV+25HV-Hall device input pin HV-26HU+Hall device input pin HU+27HU-Hall device input pin HU-28GNDGround pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin31VDDLogic power supply pin	21	Ref	Internal PWM current setting pin			
24HV+Hall device input pin HV+25HV-Hall device input pin HV-26HU+Hall device input pin HU+27HU-Hall device input pin HU-28GNDGround pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin31VDDLogic power supply pin	22	HW+	Hall device input pin HW+			
25HV-Hall device input pin HV-26HU+Hall device input pin HU+27HU-Hall device input pin HU-28GNDGround pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin31VDDLogic power supply pin	23	HW-	Hall device input pin HW-			
26HU+Hall device input pin HU+27HU-Hall device input pin HU-28GNDGround pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin31VDDLogic power supply pin	24	HV+	Hall device input pin HV+			
27HU-Hall device input pin HU-28GNDGround pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin31VDDLogic power supply pin	25	HV-	Hall device input pin HV-			
28GNDGround pin29CLDLock detection time setting pin30COSCSwitching frequency setting pin31VDDLogic power supply pin	26	HU+	Hall device input pin HU+			
29CLDLock detection time setting pin30COSCSwitching frequency setting pin31VDDLogic power supply pin	27	HU-	Hall device input pin HU-			
30COSCSwitching frequency setting pin31VDDLogic power supply pin	28	GND	Ground pin			
31 VDD Logic power supply pin	29	CLD	Lock detection time setting pin			
	30	COSC	Switching frequency setting pin			
	31	VDD	Logic power supply pin			
54 FG FG output pin	32	FG	FG output pin			
33 FL Abnormality detection output pin	33	FL	Abnormality detection output pin			
34 Brake Brake input pin	34	Brake	Brake input pin			
35 Ena Lock counter reset signal And Enable signal input pin	35	Ena	Lock counter reset signal And Enable signal input pin			
36 GND Ground pin	36	GND	Ground pin			





Item	Symbol	Conditions	Rated value	Unit
Power supply voltage	V _{BB}		38	V
Output voltage	V _{OUT}		38	V
Logic input voltage	V _{IN(Logic)}		-0.3 - 6	V
Ref input voltage	V _{Ref}		-0.3 - 6	V
Detection voltage	V _{SENSE}		±2	V
Maximum junction temperature	T _{J(max)}		150	°C
Storage temperature	T _{stg}		-40 - 150	°C
Operation ambient temperature	TA		-20 - 85	°C
	R _{0JA}	4 phase board used (QFN36)	TBD	°C /W
Package thermal resistance	$\mathbf{R}_{\theta JP}$	Between junction and pad	TBD	°C /W

6. Absolute maximum rating

(*) The output current may be limited by duty cycle, ambient temperature, and heat release state. The specified rated current and maximum junction temperature (Tj=150°C) shall not be exceeded under any condition.

7. Recommended operating range

Item	Symbol	Rated value	Unit	Notes
Power supply voltage	V _{BB}	10 - 30	V	
Control power supply voltage	V _{DD}	3 - 5.5	V	
Logic input voltage	V _{IN(Logic)}	0 - 5.5	V	
Ref input voltage	V _{Ref}	0.5 - 5.5	V	Current control accuracy is significantly reduced at 0.5 V or less.
Detection voltage	V _{SENSE}	±0.5	V	
Package temperature	T _C	105	°C	
Operation ambient temperature	T _A	-20 - 85	°C	

8. Power dissipation

Derating when package used

TBD	
when JEDEC star	ndard 4-phase board used



9. Electrical characteristics

T .		Rated value			T T 1 .	m , m ,
Item	Symbol	MIN TYP		MAX	Unit	Test conditions
Output Drivers						
VBB voltage range	V _{BB}	10	-	V _{BBOV}	V	in operation
		-	-	TBD	mA	Operation state (output is off)
Main power supply current	I _{BB}	-	-	(200)	μA	Standby mode
Control Logic			1			
VDD voltage range	V _{DD}	3	-	5.5	V	in operation
		-	-	TBD	mA	Operation state (output is off)
VDD pin current	I _{DD}	-	-	(500)	μΑ	Standby mode
	V _{IN(0)}	-	-	VDD×0.25	V	
Logic input voltage	V _{IN(1)}	VDD×0.75	-	-	V	
	I _{IN(0)}	-	±1	±10	μA	V _{IN(0)} , V _{IN} =0V
Logic input current	I _{IN(1)}	-	±1	±10	μA	V _{IN(1)} , V _{IN} =5V
Input pin filter	t _{LOGIC}	-	(0.5)	-	μs	
COSC pin oscillation frequency	f _{OSC}	-	25	-	KHz	C _{osc} =330pF
Gate Drive						
High side output voltage	V _{GS(H)}	6	-	(9)	V	I _{GATE} =2mA for Vbb
Low side output voltage	V _{GS(L)}	6	-	(9)	V	I _{GATE} =2mA
Drive current	IGATE	TBD	30	-	mA	GH=GL=4V, VCP=VBB+TBD
Dead time	t _{dead}	TBD	1000	TBD	ns	
Internal PWM						
Ref pin input current	I _{ref}	-	±10	-	μA	
Ref pin input voltage range	V _{Ref}	0.5	-	5.5	V	
Sen pin input current	I _{Sen}	-	±10	-	μA	V _{Sen} =0 - 1V
Detection voltage	V _{Sen}	-	$V_{REF}\!\!\times\!\!0.1$	-	V	V _{Ref} =1 - 5V
Current detection filter time	t _{LPFSen}	-	2	(4)	μs	Design assurance

1: Use Typ data as design information.

2: Negative current in the table represents current flowing out from the product pin.

sanKen

Item	Symbol]			Unit	Test conditions	
		MIN	ТҮР	MAX			
Protection			1			1	
FL output saturation voltage	V _{FI(ON)}	-	0.45	(0.7)	V	I _{FG} =2mA	
FL output pin on current	I _{FI(ON)}	(5)	7.5		mA	$V_{FI}=2V$	
FL output leak current	I _{FI(OFF)}	-	-	50	μA	V_{FG} =5.5V	
Overcurrent detection voltage	V _{OCP}	(1.4)	1.5	(1.65)	V	Low side MOSFE (between OUT and	
Overcurrent detection filter time	t _{FLTOCP}	-	TBD	TBD	μs	Design assurance	
OCP output OFF timer count	N _{OCP_OFF}	-	256	-			
VBB overcurrent protection threshold voltage	V _{BBOV}	-	35	(37)	v		
VBB overvoltage protection hysteresis	V _{BBOVhys}	-	2	-	\mathbf{V}		
CLD pin oscillation frequency	f _{LD}	-	128	-	Hz	C _{LD} =0.1µF	
Lock detection timer count	N _{LD}	-	256	-			
Thermal protection operation temperature	T _{JTSD}	-	170	-	°C	When temperature rises	Design assuarnce
Thermal protection hysteresis	T _{JTSDhys}	-	(15)	-	°C		ussuurnee
VDD low voltage protection release voltage	V _{DDUV}	-	2.8	2.95	V	When V _{DD} voltage rises	
VDD low voltage protection hysteresis	V _{DDUVhys}	-	(0.15)	-	V		
VBB low voltage protection release voltage	V _{BBUV}	-	(9)	(9.75)	V	When V _{BB} voltage rises	
VBB low voltage protection hysteresis	VBBUVhys	-	TBD	-	V		
FG							
FG output saturation voltage	V _{FG(sat)}	-	0.45	(0.7)	V	I _{FG} =2mA	
FG output leak current	I _{FGlkg}	•	-	50	μA	V_{FG} =5.5V	
Hall Logic							
Hall input current	I _{HALL}	-2	-0.1	1	μA	V _{IN} =0.2~4V	
Common mode input voltage range	V _{CMR}	0.2	-	(4)	V		
AC input voltage range	V _{HALL}	60	-	-	\mathbf{mV}_{p-p}		
Hysteresis	V _{HYS}	TBD	40	(VHALL)	mV	Design assurance	
Pulse removal filter	t _{pulse}	-	2	-	μs		

$T_{A}\!\!=\!\!+25^{\circ}\!C,~V_{BB}\!\!=\!\!24V,~V_{DD}\!\!=\!\!5V\!\!,$ unless otherwise specified

%1: Use Typ data as design information.%2: Negative current in the table represents current flowing out from the product pin.



10. Truth table, timing chart

10.1. Excitation control input (Hall and Logic input)

Table. 10-1 Hall input and each control input

		Input						Output status					
State			input				DIR=H		DIR=L				
	HallU ^{%1}	HallV ^{%1}	HallW ^{×1}	Enable	Brake	OUTU	OUTV	OUTW	OUTU	OUTV	OUTW		
F1	+	-	+	L	Н	Н	L	Ζ	L	H	Z		
F2	+	-	-	L	Н	Н	Ζ	L	L	Z	Н		
F3	+	+	-	L	Н	Z	Н	L	Z	L	Н		
F4	-	+	-	L	Н	L	Н	Ζ	Н	L	Ζ		
F5	-	+	+	L	Н	L	Ζ	Н	Н	Ζ	L		
F6	-	-	+	L	Н	Z	L	Н	Z	Н	L		
Error	-	-	-	L	Н	Z	Ζ	Ζ	Ζ	Ζ	Z		
Error	+	+	+	L	Н	Z	Z	Ζ	Ζ	Z	Ζ		
brake	Х	Х	Х	Ĺ	L	L	Ĺ	Ĺ	Ĺ	L	L		
disable ^{%2}	Х	Х	Х	Н	Н	Z	Z	Z	Z	Z	Ζ		
StandBy	Х	Х	Х	Н	L	Z	Ζ	Z	Ζ	Z	Ζ		

X:don't care Z:High Impedance

*1 HallU、HallV、HallW: '+'=H+>H- 、'-'=H+<H-

2 There are some conditions for becoming Disable.


• There are some conditions for becoming Disable.

- These are internal logic signal names.
- See the diagrams for conditions for becoming Disable.


10.2. FL output (flag output)

	Table.10-2 FL output								
FL output	State								
Hi-Z		Operation state							
L	Abnormality detection	Low voltage protection (UVLO)							
	detection	Thermal shutdown (TSD)							
		Overvoltage protection (OVP)							
		Overcurrent protection and output OFF period (OCP)							


•Note that the internal circuit incompletely operates in a state of low power voltage (VBB, VDD) and correct diagnosis result may not be output.



anKen




anKen



•For RST signal, see Fig. 10 - 6 and "Lock Detect" in "11. Circuit configuration (individual circuit)."

anKen



anKer



11. Functional description; individual block

11.1. UVLO

This circuit protects when the power state reaches down to normally operable voltage value or less.

Voltage raised by the internal powers of the VDC, IC and the charge pump is monitored with low voltage protection.

The output is shut down when the voltage monitored is lower than the set value.

11.2. TSD

This is a protection circuit to monitor junction temperature of the control IC and prevent thermal shutdown of the product.

The thermal shutdown protection shuts down the output when temperature of the IC rises up to near 170° C.

Then, when the temperature of the IC lowers by approximately 15°C, output shutdown is released.

In addition, this function is not used on a routine operation basis, therefore, conduct thermal design so as to avoid this function from operating and use.

11.3. OVP

When main power voltage (VBB) applied to the product increases to approximately absolute maximum ratings, output is shut down and the product moves to an overvoltage protection (OVP) in which the most withstand is obtained against the overvoltage.

The OVP of this product functions at approximately 35V.

In addition, even if any voltage higher than this is applied, the motor cannot be operated.

11.4. Charge Pump

This is a boost power to drive Nch MOSFET on the high side (upper arm).

The CP pin is in a potential state where its voltage is higher than that of the main power (VBB) by approximately 7V during normal operation.

A capacitor is required for boost operation, so be careful of the following.

☆Between CP and VBB

The CP pin has higher potential than the VBB pin during normal operation, however, the voltage on the CP pin may lower by approximately 1V relative to the VBB pin during a time by which the voltage of the CP pin is increased.

☆Between CPH and CPL

Since voltage equivalent to that on the VBB is applied, be careful of the withstand voltage.



11.5. Gate Drive and OCP

The Gate Drive is a circuit for pre-driver to receive signals of Control Logic and drive output Nch MOS FET.

A dead time is also set by this block. The dead time prevents through current which must be noted when the high side (upper arm) and low side (lower arm) are simultaneously put into switching operation.

In addition, this product is also equipped with an overcurrent protection circuit (OCP).

This overcurrent protection circuit monitors drain voltage (voltage between OUT pin and GND) when low side MOSFET is ON, and the threshold voltage is 1.5V (typ).

11.6. Hall Amp

Connect standard hall elements.

11.7. FG Gen

This receives signals from the Hall Amp and outputs a motor rotation pulse from the FG pin.

This simultaneously generates signals for resetting lock detection.

11.8. Commutation and Control Logic

This synthesizes the ON/OFF signal of power MOSFET sent to the Gate Drive from positional signals, PWM control signals obtained from the Hall Amp, and output off signals from the protection circuit system or the like.

11.9. Internal PWM

This controls peak current flowing through the motor coil according to the externally input current reference signal (analog voltage).

This is equipped with a filter for noise generated when chopping is on.

For PWM operation, chopping is turned on by a trigger signal from the OSC, and chopping is turned off when the coil current reaches the set current (peak current value I_{Opeak}).

The switching frequency becomes constant at f_{OSC} described in the term of OSC.

Set value of I_{Opeak} can be calculated by the following calculating formula.

$$I_{Opeak} \approx \frac{0.1 \times V_{REF}}{R_s}$$
 [A]

Wherein, V_{REF}: REF pin voltage RS: Current detecting resistance value

When this function is not used, the internal PWM control does not function by connecting the Sen pin to GND and connecting the REF pin to VDD.



11.10. OSC

This determines many operation timings and time of the product.

For this reason, it is necessary to operate in oscillation by always connecting a capacitor.

Oscillation frequency f_{OSC} is determined by the capacitor connected to the OSC pin and is calculated by the following calculating formula.

$$f_{osc}[kHz] \approx \frac{8.3}{C_{osc}}[nF]$$

11.11. Lock Detect

This functions to detect a motor lock state.

When there is a state in which a hall input signal does not change for a certain time which is determined by a capacitor (C_{LD}) on the CLD pin and internal frequency dividing rate, it is judged to be a motor lock state and power to the motor is shut down. At the same time, voltage on the FL pin becomes Low to inform that it is in a lock state.

The relationship between the CLD pin capacity and lock detecting time t_{LD} is calculated by the following calculating formula.

 $t_{\scriptscriptstyle LD} \approx 20 \times C_{\scriptscriptstyle LD} \big[\mu F \big]$

In order to reset the internal counter and return from shutdown state after lock detection, it is necessary to enter any of the following signals.

 \therefore Change hall input.

rightarrow Set logic of Brake pin to brake ('L').

 $\stackrel{\wedge}{\sim}$ Set logic of Enable pin to Disable ('H').

 \Rightarrow Switch logic of Dir pin.

rightarrow Turn on power again.

When the motor rotates by any cause and a hall input is switched after the motor stops by lock detection, the counter is reset and return from the lock detection status.

If you attempt to compulsorily avoid lock detection in a state where the motor is excited, switch logic of the Dir pin in a cycle shorter than the lock detection time, or enter a pulse of 'H' with a narrow width (less than approximately 4 cycles of COSC) avoiding a Disable state.

Furthermore, in operations of protection functions (Reg, and UVLO, TSD, OVP, OCP between CP and VBB), the lock counter is not reset and the timer count is continued. When the motor stops by these protection functions, it is judged to be locked and the motor may be put into stop state by this protection function.




No.	Pin i	回路			
1	PWM				666
2 3	Dir Decay				II Ť Ť Ť I I
34	Brake				
35	Ena	· · · · · · · · · · · · · · · · · · ·	20	Sen	
	FG				
32	rG				
33	FL				
33	FL				
5	CPL	CPLO	21	Ref	
		VCP O	22	\mathbf{HW} +	
6	СРН	Х х ⊷ ∨вв	23	HW-	888
			24	HV+	
8	VCP	本 777	25	HV-	
		777			
11	GHW	VCP	26	HU+	
10	SW		27	HU-	
10	511				
14	GHV	GHX C	29	CLD	
			29	CLD	│ │ │
13	sv				║ ╚╻ ╇┺_┟╄╇╿ ┨
17	GHU	sxo + + > W + + K			
					║ ┶ ╆ ╞ ┐ ݱ ┑ ┌│ ┃
16	SU		30	COSC	
				0000	⊢
12	GLW				
			7	VBB	
			31	VDD	
15	GLV		4	GND	
			9	GND	
			19	GND	
18	GLU		28	GND	
		1/1	36	GND	




13. Operation waveform











15. Pattern layout for evaluation board