

Low Voltage Quad 2-Input NAND Gate with 3.6 V **Tolerant Inputs and Outputs**

74ALVC00

TSSOP-14. WB

MARKING DIAGRAM

CASE 948G



Assembly Plan Code Date Code (Year & Week) Lot Run Traceability Code = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 4 of

Description

The ALVC00 contains four 2-input NAND gates. This product is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V.

The ALVC00 is fabricated with an advanced CMOS technology to achieve high-speed operation while maintaining low CMOS power dissipation.

Features

- 1.65 V to 3.6 V V_{CC} supply operation
- 3.6 V Tolerant Inputs and Outputs
- t_{PD}
 - 3 ns max for 3.0 V to 3.6 V V_{CC}
 - \bullet 3.5 ns max for 2.3 V to 2.7 V V_{CC}
 - ◆ 4.4 ns max for 1.65 V to 1.95 V V_{CC}
- Power-off High Impedance Inputs and Outputs

 Uses Patented Quiet Series M noise/EMI reduction circuitry

 Latch-up conforms to JEDEC JED78


 ESD Performance:

 Human body model > 2000 V


 Machine model > 250 V

74ALVC00

Logic Symbol



Connection Diagram



Pin Description

Pin Names	Description
$A_{n,}B_{n}$	Inputs
On	Outputs

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Ratings	Unit
V _{CC}	Supply Voltage	-0.5 to + 4.6	V
VI	DC Input Voltage	-0.5 to 4.6	V
Vo	Output Voltage (Note 2)	-0.5 V to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current, V _I < 0 V	-50	mA
lok	DC Input Diode Current VO < 0 V	-50	mA
I _{OH/} I _{OL}	DC Output Source/Sink Current	±50	mA
I _{CC}	DC Ground Current per Supply Pin	±100	mA
T _{STG}	Storage Temperature	-65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

I_O Absolute Maximum Rating must be observed, limited to 4.6 V.
 Floating or unused control inputs must be held HIGH or LOW.

RECOMMENDED OPERATING CONDITIONS (Note 3)

Symbol	Parameter	Min.	Max.	Unit
-	Power Supply Operating	1.65	3.65	V
VI	Input Voltage	0	V _{CC}	V
Vo	Output Voltage	0	V _{CC}	V
T _A	Free-Air Operating Temperature	-40	+85	°C
Lit/LiV	Minimum Input Edge Rate, V_{IN} = 0.8 V to 2.0 V, V_{CC} = 3.0 V	-	5	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum
Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

74ALVC00

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	V _{CC} (V)	Min.	Max.	Unit
V _{IH}	HIGH Level Input Voltage		1.65-1.95 2.3-2.7 2.7 - 3.6	0.65 x V _{CC} 1.7 2.0	- - -	٧
V _{IL}	LOW Level Input Voltage		1.65-1.95 2.3-2.7 2.7 - 3.6	- - -	0.35 x V _{CC} 0.7 0.8	V
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	1.65–3.6	V _{CC} - 0.2	-	V
		$I_{OH} = -4 \text{ mA}$	1.65	1.2	-	
		$I_{OH} = -6 \text{ mA}$	2.3	2.0	-	
		I _{OH} = -12 mA	2.3 2.7 3.0	1.7 2.2 2.4	- - -	
		I _{OH} = -24 mA	3.0	2	-	
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	1.65–3.6		0.2	V
		$I_{OL} = 4 \text{ mA}$	1.65	-	0.45	
		$I_{OL} = 6 \text{ mA}$	2.3		0.4	
		I _{OL} = 12 mA	2.3 2.7	N	0.7 0.4	
		I _{OL} = 24 mA	3.0	SML	-	
I _I	Input Leakage Current	$0 \le V_I \le 3.6 \text{ V}$	3.6	in- 10	r5.0	μΑ
Icc	Quiescent Supply Current	$VI = V_{CC}$ or GND, $I_O = 0$	3.6	6	10	μΑ
11I _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6 V$	3–3.6	U2 -V11	750	μΑ

AC ELECTRICAL CHARACTERISTICS

	TA = -40 °C to $+85$ °C, $R_L = 500 \Omega$									
		C _L = 50 pF								
		$V_{CC} = 3.3$	V ± 0.3 V	V _{CC} = 2.7	7 🗸	V _{CC} = 2.5 \	/ ± 0.2 V	V _{CC} = 1.8 V	± 0.15 V	
Symbol	Parameter	Min	Max.	Min.	Max	Min	Max	Min	Max	Unit
t _{PHL} , t _{PLH}	Propagation Delay	C1.0	3.0	//-	3.5	1.0	3	1.0	4.4	ns

CAPACITANCE

	DE DRU		$T_A = \pm$: 25°C	
Symbol	Parameter	Test Conditions	V _{CC}	Typical	Unit
C _{IN}	Input Capacitance	V _I = 0 V or V _{CC}	3.3	4.5	pF
C _{PD}	Power Dissipation Capacitance		3.3	23	pF
		f = 10 Mhz, C _L = 50 pF	2.5	21	
			1.8	20	

74ALVC00

AC LOADING AND WAVEFORMS




TABLE 1. Values for Figure 1

Test	Switch
t _{PLH} , t _{PHL}	Open

Figure 1. AC Test Circuit

TABLE 2. Variable Matrix

(Input Characteristics: f = 1MHz; t_r = t_f = 2ns; Z_0 = 50 Ω

Symbol		V _{CC}					
·	3.3 V ± 0.3 V	2.7 V	2.5 V ± 0.2 V	1.8 V ± 0.15 V			
V _{mi}	1.5 V	1.5 V	V _{CC} /2	Vcc/2			
V_{mo}	1.5 V	1.5 V	V _{CC} /2	V _{CC} /2			
DATA V _{mi} V _{CC} GND							
OUT V _{mo}							
Figure 2. Waveform for Inverting and Non-inverting Functions							




Figure 2. Waveform for Inverting and Non-inverting Functions


ORDERING INFORMATION

Product Number	Package	Shipping [†]
74ALVC00MTC	TSSOP-14 WB	2500 / Tape and Reel
	(Pb-Free/Halide Free)	

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging THIS DEVICE PLEASEN Specifications Brochure, BRD8011/D.

DATE 17 FEB 2016





- NOTES.

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSION A DOES NOT INCLUDE MOLD
- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
- INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL
- INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

 DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

 TERMINAL NUMBERS ARE SHOWN FOR DEEEDENIC OMITY.
- REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE
- DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026 BSC	
Н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	BSC	0.252	BSC
М	o °	8 °	o °	a °

GENERIC MARKING DIAGRAM*



= Assembly Location

= Wafer Lot = Year = Work Week W

= Pb-Free Package (Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "∎", may or may not be present. Some products may

TERS

not follow the Generic Marking.

	□ 0.65 □ PITCH
J	
14X A	
0.36 14X 1.26	DIMENSIONS: MILLIMETERS
*For additional information on ou	r Pb-Free strategy and soldering

RECOMMENDED SOLDERING FOOTPRINT*

- 7.06 -

details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales