


Data sheet acquired from Harris Semiconductor SCHS286A – October 2003



Octal-Bus Transceiver, 3-State, Non-Inverting

Type Features:

- Buffered inputs
- Typical propagation delay:

4.5 ns @ Vcc = 5 V, TA = 25° C, CL = 50 pF

The RCA CD54/74AC623 and CD54/74ACT623 octal-bus transceivers use the RCA ADVANCED CMOS technology. They are non-inverting, 3-state, bidirectional transceiver-buffers that allow for two-way transmission from "A" bus to "B" bus or "B" bus to "A" bus, depending on the logic levels of the Output Enable (OEAB, OEBA) inputs.

The dual Output Enable provision gives these devices the capability to store data by simultaneously enabling OEAB and OEBA. Each output reinforces its input under these conditions, and when all other data sources to the bus lines are at high-impedance, both sets of bus lines will remain in their last states.

The CD74AC623 is supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead small-outline packages (M, M96, and NSR suffixes). The CD74ACT623 is supplied in 20-lead small-outline packages (M96 suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC623 and CD54ACT623, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.

Family Features:

- Exceeds 2-kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST*/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
- ± 24-mA output drive current
 - Fanout to 15 FAST* ICs
 - Drives 50-ohm transmission lines

TRUTH TABLE

| OUTPUT EN | ABLE INPUTS | 0050471041 |
|------------------|------------------|-------------------------------------|
| OE _{BA} | OE _{AB} | OPERATION |
| L | L | B DATA TO A BUS |
| Н | н | A DATA TO B BUS |
| Н | L | ISOLATION |
| L | н | B DATA TO A BUS, A DATA TO B BUS |

H = High level, L = Low level

Note: To prevent excess currents in the High-Z (isolation) modes, all I/O terminals should be terminated with 10 k Ω to 1 M Ω resistors.

This data sheet is applicable to the CD74AC623 and CD54/74ACT623. The CD54AC623 was not acquired from Harris Semiconductor.

^{*}FAST is a Registered Trademark of Fairchild Semiconductor Corp.


| MAXIMUM RATINGS, Absolute-Maximum Values: | |
|--|----|
| DC SUPPLY-VOLTAGE (V∞)0.5 to 6 | V |
| DC INPUT DIODE CURRENT, I_{ik} (for $V_i < -0.5 \text{ V}$ or $V_i > V_{CC} + 0.5 \text{ V}$) | ۱Ă |
| DC OUTPUT DIODE CURRENT, l_{ox} (for $V_0 < -0.5$ V or $V_0 > V_{cc} + 0.5$ V) | ıΑ |
| DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, I_0 (for $V_0 > -0.5$ V or $V_0 < V_{cc} + 0.5$ V) | ١A |
| DC V _{CC} or GROUND CURRENT (I _{CC} or I _{CND}) | ۸* |
| POWER DISSIPATION PER PACKAGE (P₀): | |
| For $T_A = -55$ to $+100$ °C (PACKAGE TYPE E) | W |
| For T _A = +100 to +125°C (PACKAGE TYPE E) | W |
| For $T_A = -55$ to $+70$ °C (PACKAGE TYPE M) | W |
| For T _A = +70 to +125°C (PACKAGE TYPE M) | W |
| OPERATING-TEMPERATURE RANGE (T _A)55 to +125° | C |
| STORAGE TEMPERATURE (T _{sto})65 to +150° | С |
| LEAD TEMPERATURE (DURING SOLDERING): | |
| At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s maximum | С |
| Unit inserted into PC board min. thickness 1/16 in. (1.59 mm) with solder contacting lead tips only+300° | C |
| *For up to 4 outputs per device; add \pm 25 mA for each additional output. | |

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIN | LIMITS | | | | |
|---|-------------|----------------|----------------------|--|--|--|
| CHARACTERISTIC | MIN. | MAX. | UNITS | | | |
| Supply-Voltage Range, V _{cc} *: (For T _A = Full Package-Temperature Range) AC Types ACT Types | 1.5 4.5 | 5.5 5.5 | V | | | |
| DC Input or Output Voltage, V _I , V _O | 0 | Vcc | V | | | |
| Operating Temperature, TA | -55 | +125 | °C | | | |
| Input Rise and Fall Slew Rate, dt/dv at 1.5 V to 3 V (AC Types) at 3.6 V to 5.5 V (AC Types) at 4.5 V to 5.5 V (ACT Types) | 0 0 0 | 50 20 10 | ns/V ns/V ns/V | | | |

^{*}Unless otherwise specified, all voltages are referenced to ground.



TERMINAL ASSIGNMENT

Technical Data

CD54/74AC623 CD54/74ACT623

STATIC ELECTRICAL CHARACTERISTICS: AC Series

| | | | | | | AMBIENT | TEMPE | RATURE | (T _A) - °(| 3 4 4 | | |
|----------------------------------|-----------------|---|------------------------|------------------------|----------|----------|----------|--------------|------------------------|----------|-------|--|
| CHARACTERIST | ICS | TEST CO | NDITIONS | V _{cc} (V) | +: | 25 | -40 to | +85 | -55 to +125 | | UNITS | |
| | | V, (V) | l _o (mA) | (V) | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| High-Level Input | | | | 1.5 | 1.2 | <u> </u> | 1.2 | - | 1.2 | · — | | |
| Voltage | VIH | | | 3 | 2.1 | _ | 2.1 | | 2.1 | _ | V | |
| •* | | | | 5.5 | 3.85 | | 3.85 | | 3.85 | | | |
| Low-Level Input | | | | 1.5 | _ | 0.3 | _ | 0.3 | _ | 0.3 | | |
| Voltage | VIL | | | 3 | -, , | 0.9 | _ | 0.9 | | 0.9 | V | |
| | | | | 5.5 | 77 | 1.65 | . — | 1.65 | _ | 1.65 | | |
| High-Level Output | | | -0.05 | 1.5 | 1.4 | _ | 1.4 | | 1.4 | | | |
| Voltage | V _{OH} | V _{IH} | -0.05 | 3 | 2.9 | | 2.9 | | 2.9 | _ | | |
| | | or | -0.05 | 4.5 | 4.4 | <u> </u> | 4.4 | _ | 4.4 | |] | |
| | | V _{IL} | -4 | 3 | 2.58 | <u> </u> | 2.48 | | 2.4 | _ | V | |
| | | : | -24 | 4.5 | 3.94 | | 3.8 | i — i | 3.7 | | | |
| | | 1 | -75 | 5.5 | | | 3.85 | - | | <u> </u> | | |
| | | #, * { | -50 | 5.5 | <u> </u> | l – | | | 3.85 | | | |
| Low-Level Output | Vol | | 0.05 | 1.5 | _ | 0.1 | _ | 0.1 | | 0.1 | | |
| Voltage | | V _{IH} | 0.05 | 3 | _ | 0.1 | — | 0.1 | | 0.1 |] | |
| | | or | 0.05 | 4.5 | | 0.1 | _ | 0:1 | _ | 0.1 |] | |
| | | ViL | 12 | 3 | _ | 0.36 | | 0.44 | _ | 0.5 | V | |
| | | | 24 | 4.5 | | 0.36 | _ | 0.44 | | 0.5 |] - | |
| | | 1 | 75 | 5.5 | | | | 1.65 | - | _ |] | |
| | | #, * { | 50 | 5.5 | _ | | <u> </u> | _ | - | 1.65 |] | |
| Input Leakage Current | 1, | V _∞ or GND | | 5.5 | | ±0.1 | | ±1 | | ±1 | μΑ | |
| 3-State Leakage Current | loz | V _{IH} or V _{IL} | | | | | | | | | | |
| | | V _o = V _∞ or GND | | 5.5 | | ±0.5 | | ±5 | _ | ±10 | μΑ | |
| Quiescent Supply Current, MSI | lcc | V _{CC} or GND | 0 | 5.5 | _ | 8 | _ | 80 | | 160 | μΑ | |

[#]Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize

power dissipation.

* Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

STATIC ELECTRICAL CHARACTERISTICS: ACT Series

| | | | to a survive | | | AMBIEN | T TEMPE | RATURE | (T _A) - ° | С | |
|--|------------------|---|------------------------|------------------|------|--------|---------|----------|-----------------------|--------|-------|
| CHARACTERISTI | CS . | TEST CO | NDITIONS | V _{cc} | + | 25 | -40 1 | o +85 | -55 t | o +125 | UNITS |
| | • | V, (V) | I _o (mA) | (v) | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | 1.5 |
| High-Level Input Voltage | V _{IH} | | | 4.5 to 5.5 | 2 | _ | 2 | _ | 2 | - | V |
| Low-Level Input Voltage | V _{IL} | | | 4.5 to 5.5 | _ | 0.8 | _ | 0.8 | _ | 0.8 | V, |
| High-Level Output | | V _{IH} | -0.05 | 4.5 | 4.4 | _ | 4.4 | | 4.4 | | |
| Voltage | ·V _{OH} | or | -24 | 4.5 | 3.94 | ′— | 3.8 | <u> </u> | 3.7 | : | 1 |
| | | V _{IL} | -75 | 5.5 | _ | _ | 3.85 | _ | _ | _ | ٧ |
| | | #, * | -50 | 5.5 | | _ | _ | | 3.85 | _ | 1. |
| Low-Level Output | | VIH | 0.05 | 4.5 | | 0.1 | _ | 0.1 | _ | 0.1 | |
| Voltage | Vol | or | 24 | 4.5 | | 0.36 | _ | 0.44 | - | 0.5 | 1 v |
| | | V _{IL} / | 75 | 5.5 | | | _ | 1.65 | | | 1 |
| | | #, * { | 50 | 5.5 | | _ | _ | | | 1.65 | 1 |
| Input Leakage Current | l, | V _∞ or GND | | 5.5 | | ±0.1 | | ±1 | _ | ±1 | μΑ |
| 3-State Leakage Current | loz | V _{IH} or V _{IL} Vo = V or or GND | | 5.5 | - | ±0.5 | _ | ±5 | - | ±10 | μΑ |
| Quiescent Supply Current, MSI | lœ | V _∞ or GND | o | 5.5 | _ | 8 | | 80 | _ | 160 | μΑ |
| Additional Quiescent St Current per Input Pin TTL Inputs High 1 Unit Load | | V∞-2.1 | | 4.5 to 5.5 | | 2.4 | | 2.8 | | 3 | mA |

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.
*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

ACT INPUT LOADING TABLE

| INPUT | UNIT LOAD* |
|------------------|------------|
| An, Bn | 0.83 |
| OE _{BA} | 0.64 |
| OE _{AB} | 0.15 |

*Unit load is $\Delta l_{\rm CC}$ limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25° C.

CD54/74AC623 CD54/74ACT623

SWITCHING CHARACTERISTICS: AC Series; L, L = 3 ns, CL = 50 pF

| · · · · · · · · · · · · · · · · · · · | • | • | | ENT TEMPE | RATURE (T | A) - °C | _ | |
|---|--------------------------------------|-------------------|---------------|---------------------|------------|---------------------|-------|--|
| CHARACTERISTICS | SYMBOL | V _{cc} | -40 t | o +85 | -55 to | +125 | UNITS | |
| | | (V) | MIN. | MAX. | MIN. | MAX. | | |
| Propagation Delays: Data to Output | tpux tphi | 1.5 3.3* 5† | 3.5 2.5 | 108 12.2 8.7 | 3.4 2.4 | 120 13.4 9.6 | ns | |
| Output Disable to Output | telz tehz | 1.5 3.3 5 | 4.8 3.5 | 153 17.1 12.2 | 4.7 3.4 | 168 18.8 13.4 | ns | |
| Output Enable to Output | t _{PZL} t _{PZH} | 1.5 3.3 5 | 4.8 3.5 | 153 17.1 12.2 | 4.7 3.4 | 168 18.8 13.4 | ns | |
| Power Dissipation Capacitance | C _{PD} § | | 66 Typ. | | 66 | pF | | |
| Min. (Valley) V _{OH} During Switching of Other Outputs (Output Under Test Not Switching) | V _{онv} See Fig. 1 | 5 | 4 Typ. @ 25°C | | | | V | |
| Max. (Peak) Vol. During Switching of Other Outputs (Output Under Test Not Switching) | Volp See Fig. 1 | 5 | | 1 Typ. @ 25°C | | | V | |
| Input Capacitance | Cı | _ | | 10 | | 10 | pF | |
| 3-State Output Capacitance | Co | | _ | 15 | | 15 | pF | |

SWITCHING CHARACTERISTICS: ACT Series; t,, t, = 3 ns, C, = 50 pF

| | | | AMBI | ENT TEMPE | RATURE (T | A) - °C | | |
|---|--------------------------------------|------------------------|---------------|-----------|-----------|---------|----|--|
| CHARACTERISTICS | SYMBOL | V _{cc} (V) | | lo +85 | -55 to | UNITS | | |
| | | (4) | MIN. | MAX. | MIN. | MAX. | | |
| Propagation Delays: Data to Output | tplH tpHL | 5† | 2.7 | 9.6 | 2.7 | 10.6 | ns | |
| Output Disable to Output | teuz tenz | 5 | 3.7 | 13.1 | 3.6 | 14.4 | ns | |
| Output Enable to Output | t _{PZH} t _{PZL} | 5 | 3.7 | 13.1 | 3.6 | 14.4 | ns | |
| Power Dissipation Capacitance | C _{PD} § | | 66 | Тур. | 66 | Гур. | pF | |
| Min. (Valley) V _{OH} During Switching of Other Outputs (Output Under Test Not Switching) | V _{онv} See Fig. 1 | 5 | 4 Typ. @ 25°C | | | | V | |
| Max. (Peak) Vo. During Switching of Other Outputs (Output Under Test Not Switching) | V _{OLP} See Fig. 1 | 5 | 1 Typ. (| | @ 25°C | | V | |
| Input Capacitance | Cı | | | 10 | | 10 | pF | |
| 3-State Output Capacitance | Co | | | 15 | | 15 | pF | |

*3.3 V: min. is @ 3.6 V max. is @ 3 V

†5 V: min. is @ 5.5 V max. is @ 4.5 V


§C_{PD} is used to determine the dynamic power consumption, per channel.

For AC series: $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ For ACT series: $P_D = V_{CC}^2 f_i (C_{PD} + C_L) + V_{CC} \Delta I_{CC}$ where $f_i = \text{input frequency}$

C_L = output load capacitance

 V_{CC} = supply voltage.

PARAMETER MEASUREMENT INFORMATION



NOTES:

- 1. $V_{\mbox{OHV}}$ and $V_{\mbox{OLP}}$ are measured with respect to a ground reference near the output under test.
- 2. INPUT PULSES HAVE THE FOLLOWING CHARACTERISTICS:
 PRR < 1 MHz 1 = 3 ns (s = 3 ns SKFW 1 ns
- PRR ≤ 1 MHz, I₇ = 3 ns, I₇ = 3 ns, SKEW 1 ns.

 3. R.F. FIXTURE WITH 700-MHz DESIGN RULES REQUIRED.
 IC SHOULD BE SOLDERED INTO TEST BOARD AND BYPASSED
 WITH 0.1 _pF CAPACITOR. SCOPE AND PROBES REQUIRE
 700-MHz BANDWIDTH.

9205-4240€

Fig. 1 - Simultaneous switching transient waveforms.





Fig. 2 - Three-state propagation delay times and test circuit.






Fig. 3 - Propagation delay times and test circuit.

| | CD54/74AC | CD54/74ACT |
|------------------------------|---------------------|---------------------|
| Input Level | Vcc | 3 V |
| Input Switching Voltage, Vs | 0.5 V _{cc} | 1.5 V |
| Output Switching Voltage, Vs | 0.5 V _{cc} | 0.5 V _{CC} |

www.ti.com 1-May-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|--------|---------------|----------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|------------------|
| CD54ACT623F3A | Active | Production | CDIP (J) 20 | 20 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | CD54ACT623F3A |
| CD74AC623E | Active | Production | PDIP (N) 20 | 20 TUBE | Yes | NIPDAU | N/A for Pkg Type | -55 to 125 | CD74AC623E |
| CD74AC623M | Active | Production | SOIC (DW) 20 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | AC623M |
| CD74ACT623M96 | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | ACT623M |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54ACT623, CD74ACT623:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 1-May-2025

Catalog : CD74ACT623

Military : CD54ACT623

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications



www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CD74ACT623M96 | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |



PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022



*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD74ACT623M96 | SOIC | DW | 20 | 2000 | 367.0 | 367.0 | 45.0 |





www.ti.com 5-Jan-2022


TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| CD74AC623E | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| CD74AC623M | DW | SOIC | 20 | 25 | 507 | 12.83 | 5080 | 6.6 |

14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated